DEVELOPMENT OF A SOFTWARE PACKAGE FOR SWITCHED CAPACITOR FILTER DESIGN

by
SUBHASHISH MUKHERJEE



EE 1990 MUK DEV

DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY KANPUR

APRIL 1990

DEVELOPMENT OF A SOFTWARE PACKAGE FOR SWITCHED CAPACITOR FILTER DESIGN

A Thesis Submitted

in Partial Fulfilment of the Requirements

for the Degree of

MASTER OF TECHNOLOGY

bч

SUBHASHISH MUKHERJEE

to the

DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY KANPUR
April , 1990

EE-1990-M-MUK-DEV

2 4 JAN 1391

CENTRAL LITRARY



CERTIFICATE

This is to certify that this thesis titled "DEVELOPMENT OF A SOFTWARE PACKAGE FOR SWITCHED CAPACITOR FILTER DESIGN" is a report of work carried out under my supervision by Mr. Subhashish Mukherjee and that it has not been submitted elsewhere for a degree.

April, 1990

(M.M.Hasan)

Professor

Department of Electrical Engineering
Indian Institute of Technology

Kanpur - 208016

ABSTRACT

In this work, SFDP, a software package for the design of switched capacitor filters, has been developed. SFDP can generate circuit schematics from frequency domain specifications. The design approach has been to first derive an s-domain elliptic filter transfer function from specifications. This is then transformed to the z-domain using the bilinear s-to-z transformation. The z-domain transfer function is then matched with the transfer functions of standard switched capacitor biquad building blocks to obtain the circuit component values. A submodule to design the operational amplifiers, used in the filter circuits, has also been included in the package. Several designs have been performed using SFDP and some of the designed circuits have been simulated using SPICE.

CONTENTS

CHAPTER 1.INTRODUCTION	. 1
1.1. Switched Capacitor Circuits	1
1.2. Automated Design of SC Filters	4
1.3.Organization of the Thesis	6
CHAPTER 2.ANALOG FILTERS	. 8
2.1.Basic Concepts	8
2.2. The Approximation Problem	11
2.3.Frequency Transformations	17
2.4.Cascade Filter	23
CHAPTER 3.5WITCHED CAPACITOR FILTER	. 26
3.1. Sampling and the z Transform	26
3.2. Switched Capacitor Circuits	29
3.3.Cascade Filter Design	32
3.4. Scaling of Switched Capacitor Filters	4 0
3.5.Non Ideal Effects in SC Circuits	4 2
CHAPTER 4.0PERATIONAL AMPLIFIERS	4 5
4.1.Practical Considerations	45
4.2.Basic Building Blocks	47
4.3.Complete OP-AMP Circuits	52
CHAPTER 5.SOFTWARE ORGANIZATION AND DESIGN EXAMPLES	59
5.1.Organization of SFDP	59
5.2.Design Examples	61
CHAPTER 6.CONCLUSIONS	84
6.1. Summary of the Work Done	8 4
6.2 Suggestions for Future Work	85
REFERENCES	86
·	

88

CHAPTER 1

INTRODUCTION


In this chapter, the basic concept of a switched capacitor (SC) performing as a simulated resistor is introduced. The advantages, disadvantages and area of application of such circuits are briefly discussed. An outline of the present work, a software package developed for the design of switched capacitor filters, is given. Finally, the organization of this thesis is outlined.

1.1 SWITCHED CAPACITOR CIRCUITS

Advancements of MOS technology in digital circuits has led to the development of LSI and VLSI systems. MOS analog circuits are also finding their use in the VLSI systems. Systems are being developed which use both digital and analog circuits on the same chip. Following these developments, design of subsystem modules using analog MOS VLSI has become an active area of research. Among the various modules, automated design of switched capacitor filters has been condensed in this thesis.

The use of MOS technology in switched capacitor circuits was first proposed by Fried [1] and has been improved by many other researchers [2],[3],[4]. Switched capacitor circuits are a special class of sampled data analog systems where a signal is represented by the uncoded amplitude of an electrical quantity (normally, a voltage) as in an analog system. However, the system contains a clock, and the signal amplitude is sensed only at discrete time instances, as in a digital system. The clock is used mainly to simulate a resistor by periodically charging and discharging a capacitor. MOSFETs are used as switches for this purpose.

The following figure shows how resistors can be simulated using capacitors and switches.






Figure 1.1. Simulated Resistor: (a) Circuit Diagram (b) Clock Waveforms.

The figure shows a circuit with two MOS switches M_1 and M_2 and a capacitor C. Figure (1.1b) shows the clock pulses V_{ϕ_1} and V_{ϕ_2} activating the MOSFETs. Whenever V_{ϕ_1} equals $V_{\rm C}$, M_1 is in full conduction providing a low resistance between sourse and drain. When V_{ϕ_1} is zero, M_1 acts as open circuit. M_2 is similarly drivan by V_{ϕ_2} . Assume that v_1 and v_2 are slowly varying during a clock interval T (fig. 1.1b), i.e., they do not change appreciably. This will be the case if the highest frequency components of v_1 and v_2 are much smaller than the clock frequency 1/T.

Next, consider in fig. 1.1a the charge Δq_1 entering C from the input terminal as V_{ϕ_1} rises to V_C . Since C was previously charged to v_2 , $\Delta q_1 = C(v_1 - v_2)$. Next $V_{\phi_1} \to 0$, M_1 cuts off and C holds its voltage at v_1 . When now $V_{\phi_2} \to V_C$, C is recharged to v_2 again through M_2 . Then $\Delta q_2 = C(v_1 - v_2) = \Delta q_1$. Since at each clock interval T a charge $C(v_1 - v_2)$ enters at node (1) and leaves at node (2), we can define the average current i flowing from (1) to (2) as

$$i = \frac{\Delta q_1}{T} = \frac{\Delta q_2}{T} = \frac{C}{T} (v_1 - v_2) \tag{1.1}$$

or equivalently $i = (v_1 - v_2)/R$ where R = T/C. Thus the average current i and the voltage difference $(v_1 - v_2)$ satisfies Ohm's Law and the circuit of figure (1.1a) behaves as a resistor of value R = T/C ohms.

For integration, SC circuits are superior to other analog circuit

implementations, e.g., an active RC circuit. SC circuits need much less chip area because of the following reasons. To achieve an RC time constant in the audio frequency range (say, 10 K rads/s) using an active RC circuit, even with a large (10 pF) capacitor, a resistance of 10 M Ω is required. Such a resistor will occupy an area of about $10^6~\mu\text{m}^2$, which is prohibitively large. By contrast, for a typical clock period of T = 10 μ s, the capacitance for realizing a 10 M Ω resistor is about C = T/R = 1pF. The area required to realize this capacitance is about 2500 μm^2 , only about 0.25% of that needed by the resistor that which it replaces.

Another major advantage over fully analog implementation is that in an SC circuit all time constants will be given by expressions of the form $(T/C_1)C_2 = T(C_2/C_1)$. Here, the clock period T is usually determined by a quartz crystal controlled clock circuit, and is hence very accurate and stable. The other factor (C_2/C_1) is the ratio of two on chip MOS capacitances. It is possible to obtain an accuracy and stability of the order of 0.1% for this ratio (tracking error). Since capacitors are made in different fabrication steps than resistors, their errors do not track with those of the resistors on the same chip. The errors of capacitors and resistors are of the same order, that is, about 10% individual error. Hence for an expression of time constant of the form RC as in an analog circuit, the error in RC can be as large as 20%. Thus the overall accuracy of an SC circuit is at least a hundred times better than what can be achieved with an on chip resistor and capacitor for the RC time constant.

In SC circuits, since only periodic samples of the signals are of interest, it is possible to time share (multiplex) the whole circuit, or parts such as the op-amps of the circuit, among several signal channels resulting in highly efficient multichannel systems. Also all time constants of an SC circuit are proportional to the clock period T. As a result, the overall gain versus frequency response H(f) can readily be scaled by changing the clock frequency $f_{\rm C}=1/T$. This gives a valuable tool for fine tuning of the response for applications such as voltage controlled oscillators, adaptive filters, tracking filters, and so on. Another major advantage of SC circuit is that it is fabricated using standard MOS technology and can share the area on the same chip with digital circuitry.

As SC circuits handle signals in analog forms, the basic operations (multiplication, addition, delay) needed in signal processing are much simpler to perform than in digital circuits. Hence, the density of operation on the chip can be much higher than for digital signal processors. Also due to the basic simplicity


of the circuits, the speed with which signal processing tasks can be accomplished is much higher than for digital systems. Due to much simpler structure, the chip area needed and the dc power required for a given signal processing task is also considerably less for an SC implementation than for a digital one.

One major disadvantage of SC circuits as compared to digital signal processors is their limited accuracy. As mentioned earlier, the capacitance ratios (which determine the coefficients and thus poles and zeros of the transfer functions) can be made accurate and stable to about 0.1% accuracy of their nominal values. This only corresponds to about 10-bit floating point accuracy in digital terms. For some applications, this precision is not sufficient, and (say) a 16-bit accuracy is mandatory, precluding the use of SC circuits. Due to relatively large level of noise originating from the op-amps and switches, and also coupled from the clock and the supply lines, and so on, the dynamic range of SC circuits seldom exceeds 100 dB; values of 70 - 90 dB are common. The corresponding range for a digital filter is much larger.

The above mentioned advantages has led to wide applications of SC circuits in telecommunication systems. Main applications of these circuits are in frequency selective filtering. Other applications are in anlog to digital and digital to analog data conversion, Programmable gain amplification for AGC and other applications, nonlinear applications as multiplication, modulation, detection, rectification etc. They have also been used extensively in large mixed analog digital systems such as codecs, modems and speech processors [5],[6].

12 AUTOMATED DESIGN OF SC FILTERS

As mentioned above, frequency selective filtering is the major application of SC circuits. Design of such a filter is a complex procedure consisting of several steps. Thus use of computer becomes necessary for fast and error free design. In the present work a software package, called SFDP -> Switched capacitor filter design package, has been developed which designs SC filters from given user specifications using coupled biquad structures. There are many possible ways of designing an SCF [15] which meets the user specifications, as shown in table (1.1). The steps that have been followed are highlighted. The software has been developed using well established theories and standard approaches. This ensures



Design methods for SC filters. The steps followed are highlighted. Table

error free design and trouble free implementation.

The user specifications are given as an input file to SFDP. The designed filter circuit along with various other informations are given as an output file. The input specifications consist of required frequency domain characteristics of the filter. Also specifications for the operational amplifiers to be used in the circuit may be given. SFDP then designs the op-amp from these specifications which is then used in the filter design.

Using the input specifications, first an s domain elliptic filter transfer function is synthesized. This is domain transfer function is then split into biquadratic blocks. To optimize filter performance, pole-zero pairing is performed so as to satisfy certain optimization criteria. After forming the biquads they are reordered to maximize filter performance. This transfer function is then transformed into the z transform domain using the bilinear s-to-z transformation. The z domain biquad blocks are then matched with the transfer functions of standard SC biquad blocks. The choice of a biquad structure depends on the nature of the z domain transfer functions. Thus from matching the coefficients of the two transfer functions initial values of all the circuit components are found. Then scaling and fine tuning of these values are performed, which helps in improving filter performance and reduces the area requirement for implementing the filter. Finally, the designed circuit, along with all other required informations, is printed out as an output file in tabular form.

1.3 ORGANIZATION OF THE THESIS

In chapter 2, the theory to synthesize an elliptic filter transfer function from given specifications is discussed. The issues related to pole-zero pairing, required to split a transfer function into biquadratic blocks, and ordering of these biquads are also considered.

In chapter 3, the necessary theory to design SC filter circuits from given s domain transfer functions is presented. The bilinear s-to-z transformation is discussed followed by a discussion on switched capacitor circuits. Then standard SC biquad building blocks are described. The important issue of the scaling of SC circuits is considered next. The chapter is concluded with a brief discussion on

different nonlinear effects that affect filter performance.

In chapter 4, MOS operational amplifier circuits are discussed. The chapter starts with the description of analog circuit building blocks that are used to design an op-amp. This is followed by the description of different op-amp circuits that can be designed using SFDP. Finally, a step by step description of the procedure to design an op-amp from given user specifications is given.

In **chapter 5**, the organization of **SFDP** is described. This is followed by some design examples that has been done using **SFDP**. **SPICE** simulation results of some of the designed circuits are provided.

In chapter 6, we present conclusions.

A user manual for SFDP has been included in the appendix.

CHAPTER - 2

ANALOG FILTERS

In this chapter we will be considering the approximation problem for filter design. We will try to derive transfer functions of filters from given input specifications and will discuss about subsequent modifications of these transfer functions needed to realize physical filters.

2.1. BASIC CONCEPTS [7][8]

The figure below shows a filter as a black box. It is characterized in the time domain by its impulse response h(t), which is the output signal y(t), produced in response to a unit impulse $\delta(t)$, applied at the input.




Fig. 2.1. Black Box Representation of a Filter.

For an arbitrary input signal u(t), the output signal y(t) is given by the convolution integral

$$y(t) = \int_{-\infty}^{+\infty} h(t - \tau) u(\tau) d\tau$$
 (2.1)

The transfer function of the filter H(s) is given by the unilateral Laplace Transform of h(t), defined as

$$H(s) = \int_{0}^{\infty} h(t) e^{-st} dt$$
 (2.2)

By Laplace transform of (2.1) we get Y(s) = H(s).U(s). Thus the system transfer function H(s) is given by,

$$H(s) = \frac{Y(s)}{U(s)} = \frac{\text{output variable}}{\text{input variable}}$$
 (2.3)

From the theory of linear systems we get that H(s) in the most general case will be a real rational polynomial function of the complex variable s. Thus in general

H(s) = P(s)/Q(s)

$$= \frac{p_0 + p_1 s + \dots + p_{m-1} s^{m-1} + p_m s^m}{q_0 + q_1 s + \dots + q_{n-1} s^{n-1} + q_n s^n} = \frac{\sum_{i=0}^{m} p_i s^i}{\sum_{j=0}^{n} q_j s^j}$$
(2.4)

where p; and q; are real numbers.

H(s) is real for real s and the roots of the polynomials P(s) and Q(s) must either be real or occur in conjugate pairs. In general, for the types of transfer functions we shall consider, the degree of numerator is equal to or less than the degree of denominator ($m \le n$) and Q(s) is a strictly Hurwitz Polynomial. Q(s) is called the characteristic polynomial or natural mode polynomial of the linear system and the degree of Q(s), i.e. n, is the order or degree of the system.

One may obtain the frequency behavior of H(s) by letting $s=j\omega$ and evaluating H(s) along the imaginary axis,

$$\left(H(s)\right)_{s=j\omega} = H(j\omega) = P(j\omega)/Q(j\omega)$$
 (2.5)

Thus,

$$H(j\omega) = Re\{H(j\omega)\} + j Im\{H(j\omega)\}$$
 (2.6)

$$= 1 H(j\omega) l e^{-\phi(\omega)}$$
 (2.7)

where | H(j ω) | is the magnitude and $\phi(\omega)$ is the phase of H(j ω). $\phi(\omega)$ is obtained as $\phi(\omega) = \tan^{-1} [\text{Im}(h(j\omega))/\text{Re}(H(j\omega))]$ (2.8)

In the following sections we will more frequently use the transfer function G(s), which is the inverse of H(s), the system transfer function. Thus

$$G(s) = \frac{1}{H(s)} = \frac{E(s)}{P(s)} = \frac{\text{input variable}}{\text{output variable}}$$
(2.9)

In G(s) the roles of poles and zeros are reversed to that of H(s). Note that while H(s) is a measure of the transmission through the system, G(s) is a measure of the loss through the system.

It is usual practice to obtain a transfer function G(s) whose magnitude approximates unity over the passband. But it is usually a simpler task to obtain rational functions which approximates zero rather than unity. Towards this end, we use the function K(s), called the characteristic function, defined by,

$$|G(j\omega)|^2 = 1 + |K(j\omega)|^2$$
 (2.10)

Thus | $K(j\omega)$ | approximates zero when | $G(j\omega)$ | approaches unity. Using analytic continuation we obtain

$$G(s) G(-s) = 1 + K(s) K(-s)$$
 (2.11)

This equation is central to the design of filters and is known as Feldtkeller's equation. As can be seen, K(s) is also a rational polynomial function and thus can be represented as,

$$K(s) K(-s) = \epsilon^2 \frac{F(s) F(-s)}{P(s) P(-s)}$$
 (2.12)

F(s) is called the reflection zero or attenuation zero polynomial and $\epsilon = |K(j\omega)|_{max}$ gives the maximum deviation over the passband of the filter. Thus using (2.10) and (2.11) Feldtkeller's equation can also be written as

$$Q(s) Q(-s) = P(s) P(s) + \epsilon^2 F(s) F(-s)$$
 (2.13)

The transfer functions for filters in the s domain suffer from their numerical ill-conditioning. This is because of the clustering of the roots of the polynomial near the band edges. To circumvent this problem a transform which we will call the \hat{z} transform [10] is used. It is defined by,

$$\hat{z}^2 = \frac{5^2 + 1}{5^2 + 3^2} \tag{2.14}$$

which is the bilinear mapping between the squared variables. This transform maps the passband edges of a filter a \leq 1 ω 1 \leq 1 onto the entire imaginary axis of the

new plane, as shown in figure (2.2).




Figure 2.2. Mapping between the s-plane and the 2-plane

Thus this transform separates the poles alleviating the difficult numerical situation which arise due to the clustering. In the \hat{z} domain one can write the characteristic function as

$$\hat{K}(\hat{z}) \ \hat{K}(-\hat{z}) = \epsilon^2 \frac{\hat{F}(\hat{z}) \ \hat{F}(-\hat{z})}{\hat{P}(\hat{z}) \ \hat{P}(-\hat{z})}$$
(2.15)

2.2. THE APPROXIMATION PROBLEM [10]

The filter design problem can be stated as follows: given an input signal u(t) and a desired output signal y(t), first find the impulse response h(t) which satisfies (2.1) and then realize a physical system with an impulse response h(t). Or equivalently, from given input specifications in the frequency domain, one has to derive a transfer function H(s) which satisfies the input specifications. But there may not be a physical system having such an impulse response h(t) and a corresponding transfer function and thus one has to find a function $h^{*}(t)$ or a

corresponding $H^{*}(s)$, which is realizable and approximates h(t) or H(s) in certain way. Thus the filter design process can be split into two parts: (1) Approximation phase, consists of finding a realizable transfer function which approximates the given specifications and (2) Realization phase, deals with the synthesis of a physical network. In this chapter we will consider only step (1).

2.2.1 FILTER CLASSIFICATION AND SPECIFICATIONS

Filter transfer functions can be classified in terms of their attenuation characteristics over the frequency axis. The four most common types of filter functions are

- (1) Low Pass (LP)
- (2) High Pass (HP)
- (3) Band Pass (BP) and (4) Band Reject (BR).

Ideal sketches of attenuation versus frequency for these four types of filters are shown in figure (2.3). As shown, each filter has a well defined passband over which the attenuation is ideally zero db and a well defined stopband in which the attenuation is ideally infinite. But as stated earlier this is not physically realizable. Also the attenuations are not constant over the bands and suffer from variations called ripples. This distortion is not allowable in the sense that frequencies which we wish to pass through the filter will suffer different amount of attenuations. To circumvent this problem, the maximum allowed variation in attenuation over the passband Ap db and the minimum attenuation required over the stopband As db are specified. Thus, typically, input specifications consist of

(a) For LOW PASS and HIGH PASS filters :

- (1) Stopband edge fs in hertz,
- (2) Passband edge fp in hertz,
- (3) Minimum stopband attenuation As,
- and (4) Maximum passband attenuation Ap.

(b) For BAND PASS and BAND REJECT filters :

- (1) Stopband edges fs1 and fs2 in hertz,
- (2) Passband edges fp1 and fp2 in hertz,
- (3) Minimum stopband attenuation As,
- and(4) Maximum passband attenuation Ap.




Figure 2.3. Attenuation characteristics of the four types of filters.

One can obtain relation between Ap and & defined in equation (2.12) as follows:

Attenuation
$$A(\omega) = 10\log_{10}(1 + \epsilon^2)$$

giving
$$\epsilon = [10^{A_{\rm p}/10} - 1]^{\frac{1}{2}}$$
 (2.16)

The frequency band(s) separating stopband(s) and passband(s) is called the transition band and should ideally be zero. But for physically realizable filters it is of nonzero value and the narrower the required transition band width is, the higher will be the order of the designed filter leading to a complex and costly realization.

In the actual design procedure, filters are not designed from the specifications directly. First a Low Pass Prototype (LPP) is formed from the given specifications. The LPP is found by normalizing the frequency scale with respect to some suitable frequency making the passband edge of the LPP to be unity. How this is done we will discuss in the next section. Using this new set of normalized specifications a low pass prototype filter (LPP) is found. Then using frequency transformations, also to be discussed in the next section, actual filter transfer functions are obtained. Now we will consider the methods to obtain such LPPs.

2.2.2. ELLIPTIC FILTER APPROXIMATION


There are many approximations possible which can be used to get transfer functions from given LPP specifications. Some of them are

- (1) Butterworth approximation (2) Chebyshev approximation
- (3) Inverse Chebyshev approximation and (4) Elliptic approximation.

Typical attenuation characteristics obtained from these approximations are shown in figure (2.4). Of these the elliptic filter approximation is the most efficient, that is, given Ap, As and ϵ , the elliptic filter approximation will give the lowest order n. We will now develop an algorithm to derive filter transfer functions using the elliptic filter approximation.

For elliptic filter approximation, passband attenuation is equiripple. It can be shown that for equiripple passband,

$$\hat{K}(\hat{z}) \ \hat{K}(z) = \epsilon^2 \frac{[\hat{P}_{eV}(\hat{z})]^2}{\hat{P}(\hat{z}) \hat{P}(-\hat{z})}$$
(2.18)



The four main classes of approximations. Figure 2.4.

Now we have to find $\hat{P}(\hat{z})$. It is known that for an elliptic filter, for order n odd, the transfer function has a reflection zero at the origin and a loss pole at ∞ , while for n even, these do not occur. The other reflection zeros and loss poles occur for both cases on the $j\omega$ axis and are all doubled. Thus in the s-plane the characteristic function will be of the form,

$$K(s) = k \frac{\prod_{i=1}^{(n-1)/2} (s^2 + \Omega_{r_i})}{\prod_{i=1}^{(n-1)/2} (s^2 + \Omega_{ii}^2)}, \quad n \text{ odd}$$
 (Q.1)9a)

or K(s) =
$$k = \frac{\prod_{i=1}^{n/2} (s^2 + \Omega_{r_i})}{\prod_{i=1}^{n/2} (s^2 + \Omega_{l_i}^2)}$$
, neven (2.19b)

Then in the \hat{z} plane one can write the squared loss polynomials as

$$\hat{P}(\hat{z}) \ \hat{P}(-\hat{z}) = (1 - \hat{z}^2) \prod_{i=1}^{(n-1)/2} (\hat{z}^2 - x_i^2)^Z , \text{ n odd}$$
 (2.20a)

or
$$\hat{P}(\hat{z}) \hat{P}(-\hat{z}) = \prod_{i=1}^{n/2} (\hat{z}^2 - x_i^2)^2$$
, neven (2.20b)

where
$$x_i^2 = 1 - (1/\Omega_{ii}^2)$$
 and $0 < |x_i| < 1$ (2.21)

The loss poles and reflection zeros exhibit geometrical symmetry around a frequency in the transition band given by $\sqrt{\Omega_{\rm S}}$. That is

$$\Omega_{11} \Omega_{r1} = \Omega_{12} \Omega_{r2} = \dots = \Omega_{5}$$
 (2.22)

Now we will present an iterative algorithm [12] that has been followed to get an elliptic low pass prototype filter transfer function:

(1) Find an initial guess for the loss poles Ω_{11} , Ω_{12} , This can be obtained from applying (2.22) to the reflection zeros (Ω_{ri} 's) of a Chebyshev filter of the same order. These are given by

$$\Omega_{ri} = \cos\left[\frac{2i+1}{n}, \frac{\pi}{2}\right], \quad i = 0,1,2, \dots, \frac{n-3}{2} \text{ for n odd}$$
 (2.23a) or $i = 0,1,2, \dots, \frac{n}{2} - 1 \text{ for n even}$ (2.23b)

Now we have to find $\hat{P}(\hat{z})$. It is known that for an elliptic filter, for order n odd, the transfer function has a reflection zero at the origin and a loss pole at ∞ , while for n even, these do not occur. The other reflection zeros and loss poles occur for both cases on the j ω axis and are all doubled. Thus in the s-plane the characteristic function will be of the form,

$$K(s) = k \frac{\prod_{i=1}^{(n-1)/2} (s^2 + \Omega_{r_i})}{\prod_{i=1}^{(n-1)/2} (s^2 + \Omega_{l_i}^2)}, \quad n \text{ odd}$$
 (Q.09a)

or K(s) = k
$$\frac{\prod_{i=1}^{n/2} (s^2 + \Omega_{r_i})}{\prod_{i=1}^{n/2} (s^2 + \Omega_{l_i}^2)}$$
, neven (2.19b)

Then in the \hat{z} plane one can write the squared loss polynomials as

$$\hat{P}(\hat{z}) \; \hat{P}(-\hat{z}) \; = \; (1 - \hat{z}^2) \; \prod_{i=1}^{(n-1)/2} (\hat{z}^2 - x_i^2)^2 \; , \; n \; odd \qquad (2.20a)$$

or
$$\hat{P}(\hat{z}) \hat{P}(-\hat{z}) = \prod_{i=1}^{n/2} (\hat{z}^2 - x_i^2)^2$$
, neven (2.20b)

where
$$x_i^2 = 1 - (1/\Omega_{ii}^2)$$
 and $0 < |x_i| < 1$ (2.21)

The loss poles and reflection zeros exhibit geometrical symmetry around a frequency in the transition band given by $\sqrt{\Omega_{\rm S}}$. That is

$$\Omega_{11} \Omega_{r1} = \Omega_{12} \Omega_{r2} = \dots = \Omega_{5}$$
 (2.22)

Now we will present an iterative algorithm [12] that has been followed to get an elliptic low pass prototype filter transfer function:

(1) Find an initial guess for the loss poles Ω_{11} , Ω_{12} , This can be obtained from applying (2.22) to the reflection zeros (Ω_{ri} 's) of a Chebyshev filter of the same order. These are given by

$$\Omega_{ri} = \cos\left[\frac{2i+1}{n}, \frac{\pi}{2}\right], i = 0,1,2, \dots, \frac{n-3}{2} \text{ for n odd}$$
 (2.23a) or $i = 0,1,2, \dots, \frac{n}{2} - 1 \text{ for n even}$ (2.23b)

- (2) Find x_1, x_2, \dots corresponding to Ω_{i1} , Ω_{i2} using (2.21).
- (3) Find $\hat{P}(\hat{z}) \hat{P}(-\hat{z})$ from (2.20)
- (4) Find $K(\hat{2})$ from (2.18)
- (5) Get K(s) from K(\hat{z}) using the inverse \hat{z}^2 to s^2 mapping (2.16).
- (6) Factor K(s) to obtain new values of Ω_{ri} .
- (7) Apply (2.22) and (2.21) to get new values of $\Omega_{\rm R}$ and $x_{\rm L}$
- (8) Repeat steps (3) to (7) repeatedly unless the process converges to the required accuracy.
- (9) The order n of the filter is calculated by starting with n = 2 and repeating steps (1) to (8) and increasing n until

As =
$$10\log_{10}[1 + |k(j\Omega_s)|^2] \ge$$
 the specified As.

(10) Once K(s) is obtained, Feldtkeller's equation (2.14) is solved to obtain G(s). Then inverting G(s) one gets the required LPP transfer function H(s).

2.3. FREQUENCY TRANSFORMATIONS (10)

In the last section we considered an algorithm to obtain the LPP transfer function. Now we will see how to transform given filter specifications into corresponding LPP specifications and then transform the obtained LPP into the corresponding filter transfer function. Refer to figure 2.5.

(a) Low Pass Filter

The given specifications in this case are As, Ap, fp and fs where fs > fp. Then the LPP specifications will be,

As, Ap, pass band edge $\Omega_{\rm p}=1$ and stop band edge $\Omega_{\rm s}={\rm fs/fp}$ in the $\Omega={\rm f/fp}$ axis. The designed LPP will be normalized with respect to $\omega_{\rm p}=2\pi{\rm fp}$ and thus to obtain LPP transfer function, we have to denormalize the LPP w.r.t $\omega_{\rm p}$.

(b) High Pass Filter

The given specifications are in this case As, Ap, fp and fs where fp \rangle fs. Then the LPP specifications will be,

As, Ap, pass band edge $\Omega_{\rm P}=1$ and stop band edge $\Omega_{\rm S}=$ fp/fs in the $\Omega=$ f/fs axis. The designed LPP will be normalized w.r.t. $\omega_{\rm S}=2\pi{\rm fs}$. Now the lowpass prototype is




Figure 2.5. Tolerance plots for the various filter types.

transformed into the corresponding high pass prototype (HPP) simply by replacing s by 1/s in LPP. Then denormalizing the HPP w.r.t. ω_s one obtains the required HPF transfer function.

(c) Band Pass Filter

The given specifications are

- (1) As and Ap
- (2) Lower stopband edge fsi
- (3) Higher stopband edge fs2
- (4) Lower passband edge fp1
- and (5) higher passband edge fp2.

To derive the specifications of LPP, the following steps are followed:

(1) First the center frequency $\omega_{\rm o}$ is found, which is defined by

$$\omega_{\rm p}^2 = \omega_{\rm pi} \, \omega_{\rm p2}$$
 where $\omega_{\rm pi} = 2\pi \, {\rm fpi}$ and $\omega_{\rm p2} = 2\pi \, {\rm fp2}$.

(2) Next we find $\hat{\omega}_{\text{si}} = \omega_0^2 / \omega_{\text{s2}}$ where $\omega_{\text{s2}} = 2\pi \text{ fs2}$.

If $\hat{\omega}_{\text{S1}}$ is greater than ω_{S1} then we take $\hat{\omega}_{\text{S1}}$ and ω_{S2} as the new stopband edges. Otherwise ω_{S1} and $\hat{\omega}_{\text{S2}} = \omega_0^2/\omega_{\text{S1}}$ are taken as the new stopband edges. [This is done because the transformations we are considering here are only valid for geometrically symmetric band edges w.r.t. ω_0 , i.e., ω_{S1} $\omega_{\text{S2}} = \omega_0^2$ should hold. Thus step (2) takes care of this without modifying the given specifications in an adverse way. This is so because the new found ω_{S1} or ω_{S2} falls in the transition band only, making the filter characteristics sharper.]

(3) Thus after obtaining new sets of ω_{si} and ω_{s2} the LPP specifications are obtained as,

As, Ap, pass band edge
$$\Omega_{\rm p}=1$$
 and stop band edge $\Omega_{\rm S}=\frac{\omega_{\rm S2}-\omega_{\rm S1}}{\omega_{\rm p2}-\omega_{\rm p1}}$

With these the LPP is obtained. This LPP is normalized w.r.t. ω_o . Now one gets the Band Pass Prototype (BPP) transfer function from LPP using the following transformation:

$$s = \frac{p^2 + 1}{kp} \qquad \text{where} \qquad k = \frac{\omega_{P2} - \omega_{P1}}{\omega_0}$$

This BPP is again normalized w.r.t. ω_0 and hence it is denormalized to obtain the required band pass filter transfer function.

(d) Band Reject Filter

The given specifications are as before

- (1) As and Ap
- (2) fs1, fs2, fp1 and fp2.

The LPP specifications are obtained similarly as the BPF case:

- (1) ω_0 = center frequency = $\sqrt{(\omega_{s1}\omega_{s2})}$
- (2) $\omega_{\rm pi}$ and $\omega_{\rm p2}$ are adjusted as in the case of step (2) in BPF.
- (3) LPP specifications are thus

As, Ap, pass band edge
$$\Omega_{\rm p}$$
 = 1 and stop band edge $\Omega_{\rm S}$ = $\frac{\omega_{\rm p2}$ - $\omega_{\rm p1}}{\omega_{\rm S2}$ - $\omega_{\rm S1}}$

The corresponding LPP is then obtained and this is then transformed into a band reject prototype transfer function through the transformation

$$s = \frac{kp}{p^2 + 1} \quad \text{where} \quad k = \frac{\omega_{p2} - \omega_{p1}}{\omega_0}$$

This BRP is again normalized w.r.t. ω_0 and hence is denormalized to get the required band reject filter transfer function.

The above considerations are presented in a tabular form in table 2.1. In the above discussion we did not present the actual equations which have been used to obtain the different transformations mentioned. We will now derive the equation for the BPF case and state the equations for the other cases without deriving them.

Let us consider a LPP transfer function having the form

$$H(s) = \frac{a_0 + a_1 s + \dots + a_{m-1} s^{m-1} + a_m s^m}{b_0 + b_1 s + \dots + b_{n-1} s^{n-1} + b_n s^n}$$

The LPP to BPP transformation is given by $s = \frac{p^2 + 1}{kp} . Putting this in H(s) we obtain,$

$$H(s) = \frac{a_0 + a_1(\frac{p^2 + 1}{kp}) + a_2(\frac{p^2 + 1}{kp})^2 + \dots + a_m(\frac{p^2 + 1}{kp})^m}{b_0 + b_1(\frac{p^2 + 1}{kp}) + b_2(\frac{p^2 + 1}{kp})^2 + \dots + b_n(\frac{p^2 + 1}{kp})^n}$$

$$= (kp)^{n-m} \frac{a_0 (kp)^m + a_1 (kp)^{m-1} (p^2 + 1) + \dots + a_m (p^2 + 1)^m}{b_0 (kp)^n + b_1 (kp)^{n-1} (p^2 + 1) + \dots + b_n (p^2 + 1)^n}$$

Type	Direction of Transformation	Transformation	Nofee
LP	LP→ LPP	$\Omega_s = \frac{\omega_s}{\omega_p}$	
	LPP→ LP	S = 13 =	
НР	HP→ LPP	$\Omega_s = \frac{\omega_b}{\omega_s}$	
	LPP → HP	3- p	
BP	BP→ LPP	$\Omega_{s} = \frac{\omega_{s2} - \omega_{s1}}{\omega_{p2} - \omega_{p1}}$	$\omega_0^2 = \omega_{p_1} \omega_{p_2} = \omega_{s_1} \omega_{s_2}$
	LPP→ BP	$S = \frac{p^2 + \omega_0^2}{pB}$	B= ωp2-ωp1
BR	BR - LPP	$\Omega_{S} = \frac{\omega_{b2} - \omega_{b1}}{\omega_{s2} - \omega_{s1}}$	Same as above
	LPP→ BR	$S = \frac{\beta}{\beta^2 + \omega_0^2}$	

TABLE 2.1. FREQUENCY-BAND TRANSFORMATIONS

$$= (kp)^{n-m} \frac{\sum_{i=0}^{m} a_i (kp)^{m-i} (p^2 + 1)^i}{\sum_{i=0}^{n} a_i (kp)^{n-i} (p^2 + 1)^i}$$

Now as
$$(p^2 + 1)^{\hat{1}} = \sum_{i=0}^{i} {}^{i}C_{j} p^{2j}$$
 we get

$$H(p) = (kp)^{n-m} \left(\frac{\sum_{i=0}^{m} \sum_{j=0}^{i} {}^{i}C_{j} \ k^{m-i} \ p^{m-i+2j}}{\sum_{i=0}^{n} \sum_{j=0}^{i} {}^{i}C_{j} \ k^{n-i} \ p^{n-i+2j}} \right)$$
(2.24)

Thus, LPP to BPP transformation is obtain through equation (2.24). One can similarly show that LPP to HPP transformation [s = 1/p] is given by

$$H(p) = p^{n-m} \left(\frac{\sum_{i=0}^{m} a_i \quad p^{m-i}}{\sum_{i=0}^{n} b_i \quad p^{n-i}} \right)$$
 (2.25)

and LPP to BRP transformation [$s = kp/(p^2 + 1)$] is given by

$$H(p) = \left(\frac{\sum_{i=0}^{m} \sum_{j=0}^{n-i} a_i^{n-i} C_j^{k^i} p^{m-i+2j}}{\sum_{i=0}^{n} \sum_{j=0}^{n-i} b_i^{n-i} C_j^{k^i} p^{i+2j}} \right) \quad \text{for } n > m$$
 (2.26)

When a given H(s) is to be denormalized w.r.t. ω_{C} , the transformation is given by p = $s\omega_{C}$. Thus the transformation equation will be

$$H(p) = \left(\frac{\sum_{i=0}^{m} a_i \ \omega_c^i \ p^i}{\sum_{i=0}^{n} b_i \ \omega_c^i \ p^i}\right)$$
(2.27)

2.4 CASCADE FILTER

So far we have seen how to derive a transfer function that meets the given specifications for all major types of filter specifications, i.e., BP, LP, HP and BR types. Now we will see how this transfer function, which is the ratio of two polynomials of order m and n in general, can be broken up into product of biquadratic blocks to be designed separately and then joined to produce a cascade filter. The idea is shown schematically in fig. 2.6.




Figure 2.6. Realization of Cascade Filters

Note that cascade filter design give exact overall transfer function because of the fact that the output of each biquad is from an operational amplifier output node, which being a low impedence node eliminates any possibility of feedbacks.

Mathematically the decomposition problem can be stated as follows: given an nth order transfer function H(s), we have to decompose it into product of second order (and one first order, for n odd) subfunctions; that is

$$H(s) = \prod_{i=1}^{n/2} H_i(s)$$
, n even where $H_i(s)$ has the general form

$$H_{j}(s) = {}^{s}K_{j} \frac{s^{2} + s\left(\frac{\omega_{z_{j}}}{Q_{z_{j}}}\right) + \omega_{z_{j}}^{2}}{s^{2} + s\left(\frac{\omega_{0_{j}}}{Q_{i}}\right) + \omega_{0_{j}}^{2}}$$
(2.28)

where $\omega_{\rm oj}$ is the frequency and $Q_{\rm j}$ is the Q factor of the jth natural mode or pole. This problem can be split into two parts:

- (1) Pole Zero Pairing: To form second order functions, each of the (n/2) polepairs has to be combined with one of the (n/2) pairs of zeros (including those at s=0 and $s=\infty$). There are (n/2)! possible different combinations to choose from
- (2) Cascading sequence: Having determined the transfer function of each filter section, to within a gain constant, one has to choose the sequence in which the sections are to be cascaded. There are (n/2)! possible sequences to choose from.

It turns out that, among many filter performance measures which one may attempt to optimize in solving the decomposition problem, the dynamic range is by far the most relevant, as this is affected the most. In order to obtain the widest possible dynamic range, two objectives have to be met. These are:

- (1) Solve the pairing problem such that the magnitude of the transfer function of each biquad is as flat as possible over the filter passband.
- (2) Find the sequence of cascading the biquads (obtained as a result of step (1)) such that the magnitude of the intermediate transfer functions is as flat as possible over the filter passband.

The pole-zero pairing as above can be done as follows:

We define from (2.8)
$$F_i(\omega) = I H_i(j\omega) / K_i I^2$$
 (2.29)

We define
$$F_{jmax} = Max [F_j(\omega)], \quad 0 \le \omega \le \infty$$
 (2.30)

and
$$F_{imin} = Min [F_i(\omega)], \qquad \omega_i \le \omega \le \omega_h$$
 (2.31)

where ω_i = lower passband edge and ω_h = higher passband edge.

Then we define
$$d_j = log(F_{jmax} / F_{jmin})$$
 (2.32)

which is a logarithmic measure of flatness. Our attempt will be to keep such d_{j} 's as low as possible. The pole-zero pairing algorithm can then be stated as follows:

- (1) For a possible pole-zero arrangement, find the values of d_j , j=1,2,...,n/2. Find the maximum value of d for this assignment, dmax = Max [d_i], j=1,2,3,...,n/2.
 - (2) Repeat step (1) for every possible pole-zero assignments. The optimum

assignment is the one having the smallest dmax.

To find optimum sequence we proceed as follows:

Let $H_{j}(j\omega)$ be the cascaded sequence at present after the optimum pole-zero pairing. Then we form

$$d_{1} = \log \frac{\text{Max } | H_{1}(j\omega) |}{\text{Min } | H_{1}(j\omega) |}$$

$$d_{2} = \log \frac{\text{Max } | H_{1}(j\omega) | H_{2}(j\omega) |}{\text{Min } | H_{1}(j\omega) | H_{2}(j\omega) |}$$

$$d_{n-1} = log \frac{\text{Max } | H_1(j\omega) \dots H_{n-1}(j\omega) |}{\text{Min } | H_1(j\omega) \dots H_{n-1}(j\omega) |}$$

where for evaluating maxima we use $0 \le \omega \le \infty$ and for minima $\omega_i \le \omega \le \omega_h$. Then we find dmax = Max [d_j , j=1, 2, 3, n-1]. This is done for all possible sequences. The sequence with the lowest dmax is chosen.

Thus we have been able to obtain a cascaded sequence from the given specifications. In the next chapter we will consider how these blocks can be implemented using switched capacitor circuits, a special type of sampled data analog circuits.

CHAPTER 3

SWITCHED CAPACITOR FILTER

In this chapter we will consider the design of **Switched Capacitor (SC)** Filters. Firstly, the z transform will be briefly discussed, as SC circuits are designed in the z domain. Then SC circuits will be discussed in general followed by cascade SC filter design. In the last section we will discuss about the different non linear effects which influence SC filter performance.

3.1 SAMPLING AND THE z TRANSFORM

Switched capacitor circuits are sampled data analog circuits. That is, the input signals are sampled at a certain clock rate before any processing is done. The sampled signals are not digitized as in a fully digital system, but the analog sampled signals are processed. The the SC circuits fall in between a fully analog and a fully digital system.

As SC circuits operate in discrete time, analysis of such circuits are done using the z transform [13]. Let f(t) be an input signal and let f(t) be sampled at time t=0, T, 2T, Then the unilateral z transform of such a pulse train is defined as

$$F(z) = \sum_{n=0}^{\infty} f(nT) z^{-n}$$
 (3.1)

Note that the z transform is only related to the samples f(nT) of f(t); it is independent of the function values between the samples. The mapping between the splane (Laplace transform domain) and the z plane is given by

$$z = e^{sT} (3.2)$$

where T is as before the sampling time period. The left half s plane gets mapped into a *unit disk* with center at the origin in the z plane .Thus for stability, the poles of the transfer function in the z domain must lie within the unit disk.

The spectrum of a sampled signal is obtained by replacing z by $\mathrm{e}^{\mathrm{j}\omega T}$ in (3.1). Then

$$F^{*}(j\omega) = \sum_{n=0}^{\infty} f(nT) e^{-jn\omega T}$$
(3.3)

The relation between the Fourier transform $F(j\omega)$ of the analog signal and the spectrum of the sampled signal $F^{*}(j\omega)$ is given by

$$F^{*}(j\omega) = \sum_{k=-\infty}^{\infty} F(j\omega - jk\frac{2\pi}{l})$$
 (3.4)

From (3.3) we get that $F^{*}(j\omega)$ is a periodic function of ω with a period of $2\pi/T$. The sampling frequency should be greater than twice the maximum signal frequency (the **Nyquist rate**) to avoid **aliasing or folding**.

The SC filters that we will consider are *Infinite Impulse Response* (IIR) filters having a transfer function of the form

$$H(z) = \frac{N(z)}{D(z)} = \frac{a_0 + a_1 z + a_2 z^2 + \dots + a_m z^m}{b_0 + b_1 z + b_2 z^2 + \dots + b_n z^n}$$
(3.6)

Our strategy is to use the s domain transfer functions already derived in chapter 2. This can be done by using some rational function of the form s=f(z) to transform an s domain transfer function H(s) into a z domain transfer function of the form (3.6). There are several such functions which approximates the exact transform $z=e^{sT}$. We will use the bilinear s to z transformation [13] given by

$$s = \frac{2}{T} \frac{z-1}{z+1} \tag{3.7}$$

Let us consider a general filter transfer function in the s domain

$$H(s) = \frac{a_0 + a_1 s + a_2 s^2 + \dots + a_m s^m}{b_0 + b_1 s + b_2 s^2 + \dots + b_n s^n}$$
(3.8)

Then one can derive the equation to transform H(s) into H(z) using the bilinear s to z transformation, viz.

$$H(z) = \frac{\sum_{i=0}^{m} \sum_{j=0}^{i} \sum_{k=0}^{n-i} a_{i} k^{i} (-1)^{i-j} {}^{i}C_{j} {}^{n-i}C_{k} z^{j+k}}{\sum_{i=0}^{n} \sum_{j=0}^{i} \sum_{k=0}^{n-i} b_{i} k^{i} (-1)^{i-j} {}^{i}C_{j} {}^{n-i}C_{k} z^{j+k}}$$
(3.9)

where k = 2/T and $n \ge m$.

The relation between ω_{a} , the analog signal frequency and ω_{s} , the corresponding transformed frequency is given by

$$\omega_{a} = \frac{2}{T} \tan \left(\frac{\omega T}{2} \right)$$
 or, equivalently, $\omega = \frac{2}{T} \tan^{-1} \left(\frac{\omega_{a} T}{2} \right)$ (3.10)

This relation is shown pictorially below in figure (3.1).




Figure 3.1. The relation between the continuous time and sampled data frequencies for the bilinear s to z mapping.

As seen, the frequency scale of ω axis is warped as compared to that of the ω_{a} axis. To counter this nonlinearity, the specifications for a corresponding continuous time filter must be **prewarped**. Thus, instead of ω_{p} and ω_{s} , the model must be designed for the band limited frequencies

$$\omega_{ap} = \frac{2}{T} \tan\left(\frac{\omega_p T}{2}\right) \tag{3.11a}$$

$$\omega_{as} = \frac{2}{T} \tan\left(\frac{\omega_s T}{2}\right)$$
 (3.11b)

Thus one synthesizes a continuous time s domain transfer function as in Chapter 2 using ω_{ap} and ω_{as} instead of ω_{p} and ω_{s} and then one can use equation (3.9) to obtain H(z).

3.2 SWITCHED CAPACITOR CIRCUITS [4][14][15]

In chapter 1 we introduced SC circuits as a special type of sampled data circuits which use only capacitors, op-amps and switches. The most important aspect of these circuits is to simulate a resistance using capacitances and switches, which makes high level of integration possible. While analyzing the SC circuit in chapter 1, the treatment was somewhat heuristic. A detailed analysis of an SC integrater is presented now.

Consider figure 3.2 which shows an RC integrator and a corresponding SC integrator which uses the resistor simulation circuit described above. In the figure clocks ϕ_1 and ϕ_2 are shown as logic variables operating between 0 and 1. The transfer function of the integrator of fig. 3.2a is given by


$$H_a(s_a) = \frac{V_0(s_a)}{V_{in}(s_a)} = -\frac{1/RC}{s_a}$$
 (3.12)


where s_a is the analog Laplace transform variable. When ϕ_1 rises to 1 at $t=t_n-\tau$, M_i turns on and C_i (which was earlier discharged) recharges to v_{in} . At $t=t_n$, M_i shuts off and C_i having acquired a charge

$$\Delta q_i(t_n) = C_i v_{in}(t_n) \tag{3.13}$$

is isolated. At $t=t_{\rm fl}+T/2-\tau$, ϕ_2 rises to 1 and M_2 turns on. Thus C_1 is connected between the virtual ground at the inverting input of the op-amp and hence it discharges. Thus a charge

$$\Delta q_2(t_D + T/2 - \tau) = C_1 \vee_{i_D}(t_D)$$
 (3.14)








Figure 3.2. Shunt Switched capacitor integrator realization: (a) active RC circuit; (b) SC realization; (c) clock signals.

flows through M_2 and into C_2 . As a result, the charge stored in C_2 increases by Δq_2 , and the voltage V_{O2} across it changes by

$$\Delta V_{C2}(t_{D} + T/2 - \tau) = \left(\frac{C_{1}}{C_{2}}\right) V_{1D}(t_{D})$$
 (3.15)

We can form a difference equation between the samples of $v_{in}(t)$ and $v_{0}(t)$ taken at t_{n-1} , t_{n} , t_{n+1} and so on.

$$v_0(t_{n+1}) - v_0(t_n) = -\left(\frac{C_1}{C_2}\right) v_{in}(t_n)$$
 (3.16)

Using z transform we get,

$$H(z) = \frac{V_0(z)}{V_{in}(z)} = -\left(\frac{C_1}{C_2}\right) \frac{z^{-1}}{1 - z^{-1}}$$
(3.17)

Other types of switching arrangements give rise i to other types of transformations.

The SC circuit described above is sensitive to the effects of stray capacitances between the various nodes and ground. To eleminate the harmful effects of stray capacitors, the circuit [16] shown in figure (3.3) can be used. The circuit has a transfer function similar to equation (3.17). In this circuit, the stray capacitance C_{Δ} between node (A) and ground is periodically charged from the input source which provides $v_{\rm in}$ and then is discharged to ground. $C_{\rm B}$ (which loads node (B)) is grounded at both terminals, as is $C_{\rm C}$. Finally, $C_{\rm D}$ is driven by the low-impedence output of the op-amp, and is hence rendered harmless. In the present work, such stray insensitive circuits are used throughout.




Figure 3.3. Stray insensitive integrator.

3.3 CASCADE FILTER DESIGN [14]

Using the SC integrator blocks, it is possible to construct simple filter sections. For cascade filter design, we use the biquads as mentioned in chapter 2. Such a transfer function in the z domain is of the form

$$H(z) = -\frac{a_0 + a_1 z + a_2 z^2}{1 + b_1 z + b_2 z^2}$$
(3.18)

To obtain an SC biquad structure and get the coefficient values \mathbf{a}_i and \mathbf{b}_i in equation (3.18) we proceed as follows.

A biquad transfer function in the s domain can be written as

$$H_{a(s)} = \frac{V_{0}(s)}{V_{in}(s)} = -\frac{k_{0} + k_{1}s + k_{2}s^{2}}{\omega_{0}^{2} + (\frac{\omega_{0}}{\Omega})s + s^{2}}$$
(3.19)

This can be rewritten as

$$V_{0} = -(i/s) [(k_{i} + k_{2}s) V_{in} + (\omega_{0}/Q) V_{0} - \omega_{0} V_{i}]$$
 (3.20)


where
$$V_i = -(1/s) \left(\frac{k_0}{\omega_0} V_{in} + \omega_0 V_0 \right)$$
 (3.21)


Note that equation (3.19) can be partioned differently giving rise to different filter structure.

An active RC filter can be realized from these equations as shown in figure 3.4a and 3.4b. Then by replacing the resistances by stray insensitive circuits described earlier, one gets the SC biquad (figure 3.4c). Now one would like to get the exact transfer function of this SC biquad in the z domain. This can be obtain as follows:

Let us denote, as before, the charge flowing into an integrator during the nth clock period (n-1)T \leq t \leq nT by $\Delta q(t_n)$ and the value of a voltage at t=nT by $v(t_n)$. Let the corresponding z transforms be $\Delta Q(z)$ and V(z) respectively. Then for an integrator (containing an op-amp and its feedback capacitor C), the transfer function is obtained from

$$v_{out}(t_n) - v_{out}(t_{n-i}) = -(1/C) \Delta q_{in}(t_n)$$





(b)

Figure 3.4. Switched capacitor low-Q biquad: (a) block diagral in the s-domain; (b) active RC realization; (c) SC circuit; (d) block diagram in the z-domain.

giving
$$H(z) = \frac{V_{out}(z)}{\Delta Q_{ip}(z)} = -\frac{i/C}{i - z^{-i}}$$
 (3.22)

Similar transfer functions (but defined by the ratio $\Delta Q_{\rm out}/V_{\rm in}$) can be derived for the coupling branches. Assuming that $v_{\rm in}$ changes only as ϕ_2 goes high, one obtains

$$C (1-z^{-1}) \text{ for an unswitched capacitor}$$

$$H(z) = \frac{\Delta Q}{V} = \begin{cases} C \text{ for a non inverting switched capacitor} \\ -C z^{-1} \text{ for an inverting switched capacitor} \end{cases} (3.23)$$

Using these transfer functions a block diagram as shown in figure 3.4d can be obtained, which is exactly equivalent to the circuit of fig. 3.4c. Then we get,

$$H(z) = \frac{V_{out}(z)}{V_{in}(z)}$$

$$= -\frac{C_{A}(C_{1}'+C_{1}'')z^{2} + (C_{1}C_{3} - C_{A}C_{1}' - 2C_{A}C_{1}'')z + C_{A}C_{1}''}{C_{A}(C_{B}+C_{4})z^{2} + (C_{2}C_{3} - C_{A}C_{4} - 2C_{A}C_{B})z + C_{A}C_{B}}$$
(3.24)

Thus, an exact realization of H(z) given in equation (3.18) is done by matching the coefficients of the two rational functions in z. This gives, as $C_A = C_B = 1$,

$$a_0 = C_1''$$
; $C_1' = a_2 - a_0$; $C_1 = (a_0 + a_1 + a_2) / C_0$;
 $C_4 = b_2 - i$; $C_2 C_3 = b_1 + b_2 + i$; (3.25)

One important consideration for such SC biquads is the capacitance spread, defined as Cmax/Cmin, where Cmax and Cmin are the maximum and minimum capacitances in the circuit respectively. It is desirable to keep this value to the minimum. For $Q \le 1$,

Cmax/Cmin = $C_A/C_2 \simeq 1/(\omega_0 T)$, where ω_0 is the pole frequency.

But for Q > 1, C₄ <
$$\omega_0$$
T and spread equals $\frac{C_A}{C_4} = \frac{Q}{\omega_0 T} > \frac{1}{\omega_0 T}$. Thus, this

circuit is suitable for low Q pole realization only. For high Q section, we use the circuit shown in figure 3.5c. The realization is done as shown in fig. 3.5. The partition of equation 3.18 is done differently in this case,







Figure 3.5. Switched capacitor high-Q biquad: (a) block diagram in the s-domain; (b) active RC realization; (c) SC circuit; (d) block diagram in the z-domain.







$$V_{out} = -(1/s)(k_2 s V_{in} - \omega_o V_i)$$
 (3.26)

where
$$V_i = -(i/s)\left(\left(\frac{k_0}{\omega_0} + \frac{k_i}{\omega_0}\right)V_{in} + \left(\omega_0 + \frac{s}{Q}\right)V_{out}\right)$$
 (3.27)

From the z domain block diagram of figure 3.5d, one gets,

$$H(z) = \frac{V_{out}(z)}{V_{in}(z)}$$

$$= -\frac{C_{A}C_{1}^{1/2}z^{2} + (C_{1}C_{3} + C_{3}C_{1}^{1/2} - 2C_{A}C_{1}^{1/2})z + (C_{A}C_{1}^{1/2} - C_{3}C_{1}^{1/2})}{C_{A}C_{B}z^{2} + (C_{2}C_{3} + C_{3}C_{4} - 2C_{A}C_{B})z + (C_{A}C_{B} - C_{3}C_{4})}$$
(3.28)

Comparing with equation (3.18)

$$C_{1}'' = \frac{a_{2}}{b_{2}}$$
; $C_{1}' = \frac{a_{2} - a_{0}}{b_{2}C_{3}}$; $C_{1} = (a_{0} + a_{1} + a_{2})/(b_{2} C_{3})$; $C_{4} = (1-1/|b_{2}|)/C_{3}$; $C_{2} C_{3} = (|b_{1} + b_{2} + 1)/C_{3}$; (3.29)

If the order of H(z), obtained by bilinear transform of H(s) obtained in chapter 2 is odd, then one needs linear sections of the form


$$H(z) = -\frac{a_0 + a_1 z}{1 + b_1 z}$$
 (3.30)

This can be realized as shown in figure 3.6. The exact transfer function is given by,

$$H(z) = -\frac{(C_1 + C_1') z - C_1}{(1 + C_2) - 1}$$
(3.31)

comparing with (3.30) we get

$$C_1 = -a_0$$
; $C_1' = a_0 + a_1$; $C_2 = b_2 - 1$; (3.32)



igure 3.6. Switched capacitor linear section: (a) block diagram n the s-domain; (b) active RC realization; (c) SC circuit; d) block diagram in the z-domain.

3.4 SCALING OF SWITCHED CAPACITOR FILTERS [17][18]




Figure 3.7. An SC filter section.

In this figure the coupling branches may contain capacitors and switches in any arrangements. Each of these can be described, as in equation (3.23) by a transfer function of the form $F_k(z) = \Delta Q_k(z)/V_1(z)$. Now let all the branches connected to the output terminal of OA_i be modified such that their $\Delta Q/V$ transfer functions (F_4 , F_5 , are multiplied by a positive real constant factor k_i . This can be achieved by multiplying all capacitances in these branches by k_i , since their charges are proportional to these capacitances. Since the input branches and their voltages are kept unchanged, the charge flowing in the feedback branch remains at its original value. The output voltage OA_i thus becomes

$$\hat{V}_{i}(z) = \Delta Q_{4}(z) / [k_{i} F_{4}(z)] = V_{i}(z) / k_{i}$$

Thus V_i gets transformed to V_i / k_i . By contrast, the values of Δq_s and Δq_s remain unchanged.

Thus we have seen that multiplying all capacitances which are connected (

(3.33)

or switched) to the output terminal of the ith op-amp OA_i changes its output voltage V_i to V_i/k_i , while leaving all charges flowing from (and to) OA_i to (and from) the rest of the circuit unchanged. By this operation we can increase or decrease V_i by a constant scale factor without affecting any other voltages or charges in the SCF.

This operation is useful in improving the dynamic range [$20 \log_{10}(\text{Vin,max/Vin,min})$] of SC circuits. But output noise grows with increasing k_i , the scaling factor, although the rate of increase is slower than linear. By scaling, the semilogarithmic and logarithmic sensitivities of an SCF, defined by

$$\frac{\partial V_{out}}{\partial (\ln C_r)} = C_r - \frac{\partial V_{out}}{\partial C_r}$$

$$\frac{\partial (\ln V_{out})}{\partial (\ln C_r)} = \frac{C_r}{V_{out}} \frac{\partial V_{out}}{\partial C_r}$$

remains unchanged. It can be shown that for maximum dynamic range, all op-amp outputs should be scaled such that each (at its own maximum frequency) saturates for the same input voltage level.

Another form of scaling is to scale the capacitances connected to the input of an op-amp OA_i . This does not affect the output voltage, which remains unchanged. This scaling reduces the capacitance spread and the total capacitance of an SCF. One can thus normalize an SCF w.r.t. the minimum capacitance.

When scaling is performed, scaling for maximum dynamic range is performed first followed by scaling for minimum capacitance. The steps that are followed are [14]:

1. Scaling for maximum dynamic range

- (a) Set $v_{in}(\omega)$ to the largest value for which the output op-amps do not saturate.
- (b) Calculate the maximum values V_{pi} for all internal op-amp output voltages.
- (c) Multiply all capacitances connected or switched to the output terminal of op-amp i by $k_i=V_{\rm pi}/V_{i,\rm max}$, where $V_{i,\rm max}$ is the saturation voltage of op-amp i.

(d) Repeat for all internal op-amps.

2. Scaling for minimum capacitance

- (a) Divide all capacitors in an SCF into non overlapping sets. Capacitors in the ith set S_i are connected or switched to the input terminal of op-amp i.
- (b) Multiply all capacitors in S_i by $m_i = C_{\min}/C_{i,\min}$, where C_{\min} is the smallest capacitor which the fabrication technology permits, and $C_{i,\min}$ is the smallest capacitor in S_i .
- (c) Repeat for all sets S_i, including that associated with the output op-amp.

3.5 NON IDEAL EFFECTS IN SC CIRCUITS [19],[20]

In this section we will consider some nonideal effects which influence the performance of switched capacitor circuits.

(a) Nonideal Effects in the Switches

Consider the MOS switch in figure (3.8a). As shown, the stray capacitances $C_{\rm gs}$ and $C_{\rm gd}$ provide feedback paths between gate and source and gate and drain. Thus the clock V_{ϕ} applied at the gate is fed back to nodes (1) and (2) and the signals v_1 and v_2 will contain a *clock feedthrough* noise. This can be countered if one uses a *transmission gate* as shown in figure (3.8b). Here as the two clocks are compliments of each other, a feedback cancellation results.




Figure 3.8. (a) NMOS transistor used as a switch, (b) CMOS transmission gate.

The MOS switches also suffer from *nonzero on resistance*. As the clock signal is usually the supply voltage ($V_{\rm DD}$ or $V_{\rm SS}$), normally $|V_{\rm GS}-V_{\rm T}|$) $|V_{\rm DS}|$ and the transistors are in the linear region. Thus the on resistance is approximately,

$$R_{on} = \frac{1}{2k(V_{SS} - V_{T})}$$
 (3.34)

In a typical application, the switch is used to charge a capacitance as shown in figure (3.8a). Due to this on resistance, a nonzero charging time is required for this operation. Also, when $v_{\rm in}$ nears $V_{\rm DD}$, the signal gets *clipped* as the MOS nears saturation. All these effects are reduced when a transmission gate is used. Also it can be shown that the effect of on resistance is to reduce the value of the capacitance ratios C_1/C_2 of a circuit. For better operation a value of RC_{max} \leq T/2 should be chosen.

(b) Non Ideal OP-AMP Circuit Effects

Due to the finite do gain of an op-amp, the capacitance ratios of the form C_1/C_2 get deviated from their nominal values. The relative error is of the order of $1/A_0$. Normally, for a gain of more than 1000, this effect is negligible. Due to the finite unity-gain bandwidth of op-amps, the transfer function of the filter gets modified. To minimize this effect, the unity-gain bandwidth ω_0 of the op-amps used should be atleast five times as large as the clock frequencies. Also, to avoid distortions, the slew rate of the op-amps S_r should be $\geq 20\omega_gV_{max}$ where ω_B is the baseband frequency of the filter and V_{max} is the largest voltage swing of the op-amp.

(c) Noise Generated In SC Circuits

The internally generated noise in an SC circuit consists of the **flicker** and thermal noises. Due to the internal sampling and holding performed by the switches and capacitors this noise will be replicated in the frequency domain. For usual parameter values, this does not lead to appreciable aliasing of the 1/f noise; since the corner frequency $f_{\rm CP}$ is usually well below $f_{\rm CP}/2$; however, the thermal noise will get seriously undersampled and hence aliased. As a result of the aliasing, the power spectral density of the low frequency thermal noise will be multiplied by $2f_{\rm noise}/f_{\rm CP}$, where $f_{\rm noise}$ is the bandwidth of the thermal noise after being band limited by the circuit. The noise bandwidth is determined by the time

constants of the on resistance of the switches multiplied by the switched capacitances, and by the op-amp bandwidths. Hence, to minimize noise aliasing, these time constants should be as large and the op-amp bandwidths should be as low as possible. Typically, $R_{\text{on}}C \simeq 0.1 \text{mT}$ and $\omega_{\text{o}} \simeq 5\omega_{\text{c}}$ may be used. All noise effects, along with the clock feedthrough noise, are reduced if the circuit capacitances are increased; the noise power being proportional to $1/C_{\text{min}}$.

CHAPTER 4

OPERATIONAL AMPLIFIERS

In the previous chapter we have seen that operational amplifier (op-amp) [21] is an essential building block for switched capacitor filter design. We will, in this chapter, discuss how to design such op-amps. Our focus will be on CMOS opamps, which have been used in the designed filters.

4.1 PRACTICAL CONSIDERATIONS [14]

Ideally operational amplifier is a voltage controlled voltage source with infinite voltage gain and with zero input admittance as well as zero output impedance. It is free of temperatre dependence, distortion and noise. Needless to say, practical op-amps can only approximate such an ideal device. The main differences between the ideal op-amp and the real devices are the following:

- (1) Finite Gain: For practical op-amps, the voltage gain is finite. Typical values for low frequencies and small signals range from $A=10^2$ to 10^5 , corresponding to 40 to 100 dB gain.
- (2) Finite Linear Range: The linear relation $v_0 = A(v_a v_b)$ between the input and output voltages is valid only for a limited range of v_0 . Normally, the maximum value of v_0 for linear operation is somewhat smaller than the positive do supply voltage; the minimum value of v_0 is somewhat positive with respect to the negative supply.
- (3) Offset Voltage: For an ideal op-amp, if $v_a = v_b$ then $v_0=0$. In real devices this is not true and a voltage $v_{0,off} \neq 0$ will occur at the output for shorted inputs. This can also be described in terms of input offset voltage, which is directly proportional to output. Typical values of $v_{in,off}$ is about 5 15 mV.
- (4) Common Mode Rejection Ratio (CMRR): The common mode input voltage is defined by $v_{\rm in,c}=(v_a+v_b)$ / 2 as contrasted with the differential-mode input voltage $v_{\rm in,d}=(v_a-v_b)$. Accordingly, we can define the differential gain A_b and also the common-mode gain A_b where $A_b=v_b$ / $v_{\rm in,p}$ and $A_b=v_b$ / $v_{\rm in,c}$.

- The CMRR is now defined as $A_{\rm D}$ / $A_{\rm C}$ or in logarithmic units CMRR = $20\log_{10}(A_{\rm D}$ / $A_{\rm C})$ in dB. Typical values for MOS op-amps range between 60 to 80 dB. The CMRR measures how much the op-amp can suppress common-mode signals at its inputs.
- (5) Frequency Response: Because of stray capacitances, finite carrier mobility etc., the gain A decreases at high frequency. The effect is described in terms of unity gain bandwidth, that is the frequency f_0 at which | A(fo) | = 1. For MOS op-amps this is of the order of 1 to 10 MHz.
- (6) Slew Rate: For a large input step voltage, some transistors in the op-amp may be driven out of their saturation regions or completely cut off. As a result the output will follow the input at a slower finite rate. The maximum rate of change dv_0/dt is called the slew rate. Typical values range between 1 to 20 $V/\mu s$.
- 77) Noise: MOS transistors generate noise, which can be described in terms of an equivalent current source in parallel with the channel of the device. The noisy transistors in an op-amp give rise to a noise voltage v_{on} at the output of the op-amp; this can be also modelled by an equivalent voltage source $v_{on} = v_{on}/A$ at the op-amp input. In a wide band (say, in the 10Hz to 1 MHz range), the equivalent input noise source is usually of the order of 10 50 μ V RMS.
- (8) Dynamic Range: Due to the limited linear range of an op-amp, there is a maximum input signal $v_{in,max}$ which the device can handle without generating an excessive amount of nonlinear distortion. Due to spurious signals (noise, clock faction case), crossover distortion etc.) there is also a minimum input signal $v_{in,min}$, which still does not drown in noise and distortion. The dynamic range of an op-amp is then defined as 20 $\log_{10}(v_{in,max} / v_{in,min})$. Typical values are 80 90 dB for switched capacitor circuits.
- (9) Power Supply Rejection Ratio (PSRR): If a power supply voltage contains an incremental component v due to noise, hum, etc., then a corresponding voltage $A_{\rm D}v$ will appear at the op-amp output. The PSRR is defined as $A_{\rm D}/A_{\rm D}$, where $A_{\rm D}=A$ is the differential gain. Typical values are 30-50 dB.
- (10) DC power dissipation: Typical values are 0.25 10 mW.

The op-amps are designed so as to minimize these effects.

4.2 BASIC BUILDING BLOCKS [22]

The following figure shows the basic building blocks of an op-amp.




Figure 4.1. Basic building blocks of an operational amplifier.

We will now discuss how to design some of these building blocks. First we consider how to realize voltage and current sources, which are required to realize the above shown building blocks.

VOLTAGE AND CURRENT SOURCES

Many circuit configurations are possible for realizing a voltage source. We present here some circuits which have been used in the design. Consider figure (4.2). From the figure, $V_{\rm bias} = V_{\rm GS2} + V_{\rm SS}$ and $V_{\rm GS1} = -V_{\rm bias}$. Thus one can find the W and L values of M1 and M2 as,

$$\left(\begin{array}{c} \frac{W}{L} \right)_1 = \frac{I_b}{k_{\text{n}}' \left(V_{\text{GS1}} - V_{\text{Tn}} \right)^2} \tag{4.1a}$$

$$\left(\frac{W}{L}\right)_2 = \frac{I_b}{k_D' \left(V_{GS2} - V_{TD}\right)^2} \tag{4.0b}$$

 $\rm V_{\rm D}$ and $\rm I_{\rm h}$ are insensitive to variations of $\rm V_{\rm DD}$, but not to changes in $\rm V_{\rm SS}$. If $\rm V_{\rm SS}$




FIGURE 4.2. VOLTAGE SOURCE




FIGURE 4.3. SUPPLY INDEPENDENT VOLTAGE BIAS CIRCUIT.




FIGURE 4.4. A BIAS CIRCUIT.

changes to $V_{SS} + \Delta V_{SS}$, one gets.

$$V_{GS2}' = \frac{V_{TN} (\sqrt{k_2 / k_1}) - 1) - V_{SS} - \Delta V_{SS}}{\sqrt{k_2 / k_1} + 1}$$

$$(4.2)$$

$$V_{GS1}' + V_{GS2}' = -V_{SS} - \Delta V_{SS} \quad \text{and} \quad I_{N}' = k_2 (V_{SS2}' - V_{TN})^2$$

where prime denotes changed value.

If the variations are not acceptable one may use the supply independent bias circuit shown in figure (4.3). Here M3 and M4 are matched transistors, i.e., $(W/L)_3 = (W/L)_4$. Then,

$$I_{\text{bias}} = (V_{\text{GS1}} - V_{\text{GS2}}) / R = \left[\frac{1}{R^{2}L}\right] \left[\left(\frac{W}{L}\right)_{1}^{-\frac{1}{2}} - \left(\frac{W}{L}\right)_{2}^{-\frac{1}{2}}\right]^{2}$$
(4.3)


Sometimes supply independent biasing may cause problem and then one may use the circuit shown in figure (4.4).


One can easily form a current source by biasing a transistor in its saturation region using above discussed bias circuits and using the drain currents for driving other circuits. One can find a large variety of such circuits in reference [14].

INFERENTIAL INPUT STAGE

The input stage of an op-amp must provide a high input impedance, large common mode rejection ratio (CMRR), large power supply rejection ratio (PSRR), low do offset voltage, low noise and much (or all) of the op-amps voltage gain. The circuit shown in figure (4.5a) has a differential input and single-ended output. Thus it is a combination of the first two stages of the block diagram of figure (4.1). The circuit is analyzed as below:

In the analysis we assume that the transistors M1 and M2 are identical. Also we assume that M1 and M2 are in saturation. The small signal equivalent circuit is shown in figure (4.5b). Applying KCL to the nodes (a), (b) and (c) we get,








Figure 4.5. (a) Differential input stage, (b) small signal equivalent circuit.

(c) approximate equivalent circuit.

$$v_2 g_{m1} + (v_2 - v_1) g_{di} + g_{mi} (v_{ini} - v_1) = 0$$
 (4.4)

$$v_0 g_{dl} + (v_0 - v_i) g_{di} + g_{ml} v_2 + g_{mi} (v_{ins} - v_i) = 0$$
 (4.5)

$$v_i g_0 + (v_i - v_2) g_{di} + (v_i - v_0) g_{di} - g_{mi} (v_{ini} - v_i) - g_{mi} (v_{in2} - v_i) = 0$$
 (4.6)

Using these equations and noting that

$$v_0 = A_{dm} \left(v_{ini} - v_{in2} \right) + A_{om} \left(\frac{v_{ini} - v_{in2}}{2} \right)$$
 (4.7)

we get,

$$A_{clm} = \frac{g_{mi} g_{ml}}{D} \left[2 \left(g_{cli} + g_{mi} \right) + g_{O} \left(1 + \frac{g_{cli}}{2g_{ml}} \right) \right]$$
 (4.8)

and
$$A_{cm} = -g_{mi} g_{di} g_{0} / D$$
 (4.9)

where

$$\mathcal{D} = g_{di} \left(g_{di} + g_{mi} \right) \left(Zg_{di} + g_{dl} \right) - \left(g_{di} + g_{dl} \right) \left(g_{di} + g_{ml} \right) \left(g_{o} + Zg_{di} + Zg_{mi} \right)$$

Then,

CMRR =
$$\left| \frac{A_{clm}}{A_{cm}} \right| = \frac{g_{ml}}{g_0 g_{cl}} \left[2(g_{ml} + g_{cl}) + g_0 \right] + \frac{1}{2}$$
 (4.10)

For g_{m1} , g_{m1} >> g_{O} , g_{di} , g_{di} , one may have the approximate expressions,

$$A_{dm} \simeq g_{mi} / (g_{dl} + g_{di}) \tag{4.11}$$

$$A_{\rm CM} \simeq -\frac{g_0 g_{\rm d1}}{2g_{\rm ml}(g_{\rm d1} + g_{\rm di})}$$
 (4.12)

and CMRR
$$\simeq 2 \frac{g_{mi} g_{ml}}{g_0 g_{di}}$$
 (4.43)

Small signal output impedance of the stage is approximately

$$r_0 \simeq 1/\langle g_{dl} + g_{di} \rangle \tag{4.14}$$

An append totale equivalent circuit icentry in figure AARY

4.3 COMPLETE OP-AMP CIRCUITS (22)

Consider the circuit diagram of a two stage CMOS op-amp shown in figure (4.6a). M1, M2, M3 and M4 form the differential input stage as discussed above. M9, M10, M5 and M7 provide the current sources. M6 and M7 combination is the source follower output buffer. M8 and Cc are for (internal) frequency compensation. For zero output offset voltage, the condition is that for zero input voltage, the output current should be zero. That is,

$$I_{\rm g} = I_{\rm 7} - I_{\rm 8}$$
 and $V_{\rm O} = 0$ (4.15)

now,
$$I_{\epsilon} = 2 \, k' \left(\frac{W}{L} \right) 8 \left(1 \, V_{SS} \, 1 - V_{TP} \right) \left(V_{DO} - V_{GS\epsilon} \right)$$
 (4.16)

From (4.15) and (4.16) we can get zero offset condition, when all other voltages and currents are known.

To reduce random offset voltage, it can be shown that one has to reduce I_0 or increase (W/L), and thus g_{mi} . Both reduces $\,V_{GS1}$ - $\,V_{T1}$.

The slew rate is given by

$$S_{r} = I \frac{dV_{o}}{dt} I = I - \frac{1}{C_{c}} \frac{dQ_{c}}{dt} I = \frac{I_{o}}{C_{c}}$$
 (4.17)


The maximum value $|i_L| = I_{\rm bias}$ is obtained when $i_{\rm g} = 0$, i.e., when M6 is cut off. Thus negative going slew rate due to output stage is,


$$S_{ro} = \frac{|i_L|}{C_l} = \frac{I_{bias}}{C_l} \tag{4.18}$$

To get the frequency response consider the small signal equivalent circuit of the op-amp in figure (5.6.b). The $R_{\rm C}$, $C_{\rm C}$ branch, as already told, is used for frequency concensation. Then the second pole of the op-amp is found to be at

$$S_{p2} = -\frac{g_{me} C_{c}}{C_{A} (C_{L} + C_{c}) + C_{L} C_{c}}$$
 (4.19)

Further, if $C_A \ll C_L$, C_C is assumed, then





(b) SMALL SIGNAL EQUIVALENT CIRCUIT.

FIGURE 4.6.

(4.23)

$$S_{D2} \simeq -\frac{9m6}{C_1} \tag{4.20}$$

This is made as high as possible. Thus a choice

$$IS_{p2}I = \frac{g_{m6}}{C_L} = 3\omega_0 = 3g_{mi}/C_0$$
 (4.21)

is made, where ω_{0} is the unity gain bandwidth of the input stage which equals g_{mi} / C_{c} . Thus,

$$C_{\rm C} \simeq 3 C_{\rm L} g_{\rm mi} / g_{\rm M6}$$
 (4.22)

A good compromise is to choose $C_c = C_L$

In the op-amp circuit we assume identical geometries for M1, M2 and M3, M4. Assuming that all devices are in saturation,

$$\forall_{\text{GS3}} = \forall_{\text{DS3}} = \forall_{\text{GS4}} = \forall_{\text{DS4}} = \forall_{\text{TP}} + \Big(\frac{I_{\text{D}} / 2}{k_{\text{P}} / (\frac{\text{W}}{\text{L}})_3}\Big)^{\frac{1}{2}} = \forall_{\text{GS6}} = \forall_{\text{TP}} + \Big(\frac{I_{\text{g}}}{k_{\text{P}} / (\frac{\text{W}}{\text{L}})_3}\Big)^{\frac{1}{2}}$$

Thus,
$$\frac{(\frac{M}{L})_3}{(\frac{M}{L})_6} = \frac{I_0 / 2}{I_6} = \frac{(\frac{M}{L})_4}{(\frac{M}{L})_6}$$
 (4.24)

From equation (4.15), for the time being neglecting I_{8} we get,

$$\frac{\left(\frac{W}{L}\right)_{3}}{\left(\frac{W}{L}\right)_{6}} = \frac{\left(\frac{W}{L}\right)_{4}}{\left(\frac{W}{L}\right)_{6}} = \frac{I_{0}/2}{I_{\text{bias}}}$$
(4.25)

Hence

$$g_{me} = g_{ma} = g_{m4} = \left(\frac{\frac{(\frac{W}{L})_3}{\frac{2}{2}}}{\frac{(\frac{W}{I})_6}{I_{bias}}}\right) g_{me} = \frac{I_0/2}{I_{bias}}$$
(4.26)

Then, assuming $g_d \simeq \lambda i_d^0$,

$$A_{O} = \frac{g_{mi} g_{me}}{\langle g_{dl} + g_{di} \rangle \langle g_{de} + g_{di} \rangle} \simeq \frac{g_{mi} g_{me}}{\langle \lambda I_{O} \rangle \langle 2\lambda I_{bias} \rangle}$$
(4.27)

$$CMRR = 2 \frac{g_{mi} g_{ml}}{g_{ds} g_{di}} \simeq \frac{2 g_{mi} g_{ml}}{\langle \lambda I_0 \rangle \langle \lambda, I_0 / 2 \rangle}$$
(4.28)

From small signal equivalent circuit the zero is at

$$S_Z = -\frac{1}{(R_C - \frac{1}{9ms}) C_C}$$

giving,
$$R_C = \frac{1}{|S_Z| |C_C|} + \frac{1}{|S_M|}$$
 (4.29)

As M8 is in the linear region

$$\frac{1}{R_{C}} = \frac{1}{3} \frac{1}{V_{O}} = \frac{1}{2} \frac{1}{V_{O}} = \frac{1}{V_{O}} \frac{1}{V_{O}} = \frac{1}{V_{O}$$

also,
$$g_{m} = 2\left(k'\left(\frac{W}{L}\right)i_{D}^{O}\right)^{\frac{1}{2}}$$
 (4.31)

Hence,
$$(\frac{W}{L})_1 = (\frac{W}{L})_2 \simeq \frac{g_{mi}^2}{4 \text{ kp}' (\frac{1}{L} / 2)}$$
 (4.32)

and
$$(\frac{W}{L})_3 = (\frac{W}{L})_4 \simeq \frac{g_{ml}^2}{4 k_{p} (I_{p} / 2)}$$
 (4.33)

For filter output stages, the op-amps require to drive high capacitive loads and high currents. Hence for such applications, a class AB output stage is useful. The circuit is shown in figure (4.7). The analysis can be carried out similarly as above. In this circuit the combination of M9 and M10 act as a level shifter stage. These should be dimensioned such that the voltages $V_{\rm GSG}$ and $V_{\rm GS7}$ and hence the quiescent drain currents of M6 and M7 are not too large. Since the gates of both M6 and M7 are driven by signal voltages, the load currents can now be much larger than the bias current for either positive or negative going $V_{\rm out}$. The minimum value of the output do bias current is thus determined only by the requirement on the transconductances $g_{\rm MS}$ and $g_{\rm M7}$ needed for a good phase margin.




Figure 4.7. A CMOS op-amp with output buffer.

In this chapter we have seen how to design CMOS operational amplifies. In the next chapter, a software package, called SFDP, is described, which can design switched capacitor filters and operational amplifiers.

CHAPTER 5

SOFTWARE ORGANIZATION AND DESIGN EXAMPLES


In this chapter, the constitution of SFDP will be described. The types of data structures used and the algorithms implemented in various routines will be discussed. Finally, some designes that have been done using SFDP will be presented.

5.1 ORGANIZATION OF SFDP

SFDP, the Switched capacitor Filter Design Package, has been developed on the HP 9000 series 800 computers operating under the UNIX operating system, using standard ANSI 'C'. While developing the program, its portability has always been kept in mind and the same program, with very little modifications, can be compiled and used in a PC/AT. The program has also been run in HP series 300 workstations with minor changes.

The organization of the software can be understood from the block diagram shown in figure (5.1). As shown, SFDP can be considered to be made up of several modules and sub-modules. The different modules are linked and the data flow between them is controlled by the program manager [PM] module. The input processor module is the interface between the user and SFDP. It is basically a file perser which perses the input file. The op-amp design manager [ODM] unit controls the design of op-amps from given user specifications. The SC filter design manager [SDM] module controls the design of switched capacitor filters. The Output processor unit formats the designed data and presents to the user as an output file.

The software works as follows: When SFDP is called, the program manager (PM) gives control to the input processor. This module asks for input and output file name. Then the input file is read and the user given values are stored in appropriate data structures. If there is some error in input file, the program



gives an error message and terminates. When file persing is complete, control is given back to FM

According to the user specification, op-amp design manager (ODM) is called, if an op-amp is to be designed. ODM calls the sub-block topologizer, which chooses the appropriate circuit topology for the design. Then the circuit designer block is then called which designs the op-amp circuit using equations derived in chapter 4. After the op-amp has been designed successfully, the control is given back to ODM.

Again depending upon the user data, PM calls the SC filter design manager (SDM) module. This controls several sub-blocks as shown in 5.1. The user data is first modified by SDM. Prewarping is done to counter sampling effects. This data is then fed to the s-domain transfer function generator module. The transfer function is generated using the theories described in chapter 2. The s-domain transfer function is then converted to z-domain by the z-domain transfer function generator. This transfer function is then fed to the SC circuit designer and an SC cascade filter is obtained. These modules use the theory developed in chapter 3.

The informations that are generated are fed to the output processor. This module formats the data to make it user friendly and presents it as an output file, the name of which has been provided by the user.

At all the levels, there is a chance of error. So a rigorous error checking is made. If somewhere an error is detected, an error message is generated and the program is terminated.

52 DESIGN EXAMPLES

We will now present some designs done using SFDP. The software, as already mentioned, is basically to design switched capacitor filters. Also, SFDP can be used to design op-amps [25],[26], having a topology as given in chapter 4, separately. We will start this section with the design of two such op-amps. Then we will design four different types of SC filters, a low pass, a high pass, a band pass and a band reject one.

Design 1. A two stage CMOS OP-AMP

The specifications of this op-amp are as follows:

Low-Frequency gain $A_0 \ge 70 \text{ dB}$ Unity-gain Frequency $f_0 \ge 2 \text{ MHz}$ Slew Rate $S_r \ge 2 \text{ V/Ms}$ Common mode Rejection Ratio $CMRR \ge 80 \text{ dB}$ Phase Margin $\phi M \ge 60^{\circ}$ Load Impedance $C_L = 10 \text{ pF}$ do supply voltages $V_{DD} = -V_{SS} = 5 \text{ V}$

Also, it is given that the transconductance factor $k^\prime\equiv \mu~C_{OX}/2=30~\mu\text{A/V}^2$ for the NMOS device and 12 $\mu\text{A/V}^2$ for the PMOS one. The threshold voltages are given to be $V_{TD}=1.2~V$ and $V_{TD}=-1.0~V$. The channel length modulation constant $\lambda=0.03~V^{-1}$ and the minimum feature length is given to be 10 micron.

These values are fed to SFDP through an input file. The syntax to be used for the input file is discussed in the appendix. As the low frequency gain requirement is moderate, the two stage CMOS op-amp circuit, presented in chapter 4, figure (4.6) is suitable. The component values are determined by SFDP and given in the output file in a tabular form. A portion of SFDP output showing the circuit netlist is given in table (5.1). As seen, W and L values of all the transistors are provided along with the capacitor values. Approximate values of the important parameters are also provided.

To check the accuracy of the design, a SPICE [23] simulation of the circuit is done. The simulation results are shown in graphical form. Figure (5.2) shows the gain and phase response of the op-amp. It is seen that the unity-gain bandwidth form is about 2.5 MHz and the low frequency gain A_0 is about 77 dB. Also the phase margin of the op-amp is about 90° . Thus all the specifications are met. The open loop slew rates of the op-amp are shown in figure (5.3). Figure (5.3a) is for positive input step and figure (5.3b) is for a negative input step. It is seen that for both the cases slew rate S_{r} is over 2.5 V/μ_{S} . Hence, this specification is also satisfied. The CMRR of the op-amp is shown in figure (5.4). It is clearly over 80 dB across the full do to unity-gain frequency range.

OPERATIONAL AMPLIFIER DESIGN

The Designed Values are as follows :

Total number of transistors: 10
Total number of PMOS: 4
Total number of NMOS: 6
Total number of capacitors: 1
Positive Supply is connected to Node 1
Negative Supply is connected to Node 2
Positive input is connected to Node 5
Negative input is connected to Node 4
Output is from Node 8

Transistor parameters:

()

£

0

+++++++++++++++++++++++++++++++++++++++								
!	Number	Type	Source	Gate		Body	L	W
!	1	NMOS	3	4	6	3	10	66
!	5	NMOS	3	5	7	3	10	66
: !	3	PMOS	1	6	6	1	10	54
1	4 .	PMOS	\ 1	. 6	7	1	10	54
!	5 .	NMOS	5	9	. 3	2	10	54
!	. 6	PMOS	1	7.	8	1	10	283
!	7	NMOS	5	9	. 8	5	10	140
!	8	PMOS	10	2	7 -	10	10	11
!	9	NMOS	9	0	1	9	67	10
!!+	10	NMOS	2	9	9	2	10	27

TABLE 5.1.




Figure 5.2. Gain and Phase Response






FIGURE 5.3.









FIGURE 5.5. GAIN AND PHASE RESPONSE



The Designed Values are as follows

Total number of transistors; 13
Total number of PMOS: 5
Total number of NMOS: 8
Total number of capacitors: 1
Positive Supply is connected to Node 1
Negative Supply is connected to Node 2
Positive input is connected to Node 5
Negative input is connected to Node 4
Output is from Node 8

Transistor parameters:

++++++++	++++++	++++++++++	++++++	+++++++	++++++	++++++	++++++
·! Number		50urce					W
	1 111105] 3	4	. 6	. 3	10	66
1 2 .	1 11405	3	5	 7	3	10	66 1
! 3	PHOS	1	6	6	1 1	10	54 !
4	PM05	1	6	7	1	10	54 !
5	เมพบร	2		3	2	10	- 54
. 6	PM05	1	7	8)	10	134
7	มหกร	S	.11	8	2	10	67 !
1 8	PMOS	10 .	2	7	10	15	10 !
	111105	1 1	7	1	11	177	10
1 10	NMOS	. 5	9	11	5	10	70
!!!!	P#103	1	12	12	1	10	54
1 12	HM05	9	18	12	9	462	10
1 13	MMOS	2	9	9	5	10	27 ! ++++++

The Capacitor values are:

Left Node: 10 Right Node: 8 Value: 10 picofarad

TABLE 5.2.

Numerator:

 $s^0 = 2.08166*10^{16}$

 $s^1 = 0.0$

 $s^2 = 3.1237 * 10^8$

 $s^3 = 0.0$

 $s^4 = 1.0$

Denominator:

 $s^0 = 8.09139*10^{18}$

 $s^1 = 3.3329 * 10^{15}$

 $s^2 = 7.85602*10^{11}$

 $s^3 = 1.28912*10^8$

 $s^4 \approx 12321.1$

 $s^5 = 1.0$

Constant: 388,698.

This function has been plotted in figure (5.7a). As can be seen, the transfer function satisfies the frequency band requirements exactly. The stop band loss is also seen to be well over the specified value of 38.0 dB. The actual minimum loss is given by SFDP to be more than 39 dB. The pass band response of the transfer function is shown in figure (5.7b). It is seen that the maximum ripple is around 0.045 dB, which satisfies the requirements of 0.05 dB ripple.

The transfer function in the z domain is plotted in figure (5.8a). The curve is very much similar to that obtained in figure (5.7) and satisfies all the requirements. Finally, the circuit netlist given in the output file is shown in table (5.3).

Design 4. An SC High Pass Filter

Now an SC high pass filter is designed using **SFDP**. The specifications are similar to the previous design. Only the positions of stop band and pass band are interviewed. Thus, the specifications are:

Lower Pass Band Frequency

 $f_0 = 1500.0 \text{ Hertz.}$

Upper Stop Band Frequency

 $f_s = 1000.0 \text{ Hertz.}$

Maximum Pass Band Ripple

 $A_{D} = 0.05 \text{ dB}.$

Minimum Stop Band Loss

 $A_{\rm S} = 38.0 \, {\rm dB}.$





FIGURE 5.7.



LPF Transfer Function in z Domain




FIGURE 5.8.

HPF Transfer Function in z Domain




FIGURE 5.9.

1000.0 1500.0 2000.0 Frequency (Hz) 2500.0

500.0

Designed Cascade Filter Circuit:

Biquad: 1 Linear Section

Switch	Phase	Transistor	Type	Source	Gate	Drain	Body
1	* • • •	1	NMOS	1	1	2	1
		2	PMOS	1	3	2	1 .
2	2	3	NMOS	2	2	0	' 2
	•	4	PMOS	2	4	` 0	2
. 3	1	5	NMOS	3	1	0	3
		6	PMOS	. 3	3	0	``3
4	2	7	NMOS	3 ′	2.	4	3
		. 8	PMOS	3	.4	4	3
5	2	9	NMOS	7	2	4 .	7
		10	PM05	7	4	4	7
6	2	11	NMOS	6	2	5	6
		12	PMOS	6	4	5	6
7	7	' . 13	NMO5	6	. 1	0	6
•		14	PMOS	6	3	0	· 6·
Capacitor	, . L	eft Node	Right	: Node		Value	,
1	•	2	_			2.00000	0
ż		1	7	7		1.00000	0 _
. 3		3	6	;		2.00000	0 '
· 4		4 ,	Ē	5		19.9964	50
OP-AMP	· -i	ve Input	+ive	Input	Ou	tput	
1	_	4	. ()		5	

Biquad: 2 Low Q Section

Switch	Phase	Transistor	Type	Source	Gate	Drain	Body
8	2	15 ⁻	NMOS	8	2	9	8
		16 .	PMOS	8	4	. 9	8
9	1	17	NMOS	9	1 1	0	9
		18	PMOS	9	3.	0	9
10	1	. 19	NMOS	10 ″	1	0	10
		20	PMOS	10	3	0	10
11	2	21	NMOS	10	2	11	10
,		22	PMOS	10	4	11	10
12	1	53	NMOS	12	1	13	12
		24	PMOS	12	3	. 13	12
13	2	-25	NMOS	13	· 5 '	,0	13
		26	PMOS	13	4	, O	13
14	1	27	NMOS	14	1	· 0,	14
		28	PMOS	14	٠3	0	1,4
15	2	29	NMOS	14	5.	15	14
		. 30	PMOS	14	4	15	1,4
16	2	31	NMOS	16	2	18 '	.16
		35	PMOS	16	. 4	18	16
17	5	33	NMOS	17	2	1/6	17.
		34	PMOS	17	4	1'6	17
18	1	35	NMOS	17	1	0	17
		36	PMOS	17	3	0.	17

Capacitor Left Node Right Node Value
5 9 10 1.000000

	6 7		11 13		4		11.55	
	. 8		15		6		7:910	
	9		14.		7		1.000	
	10		10		7		1.070	
	11		9		4		0.000	
	12		8		5		1.308	
	OP-AMP	- i	ve Input	+ive	Input	. 0	utput	4
	2		11		0		12	
	3	•	15		0		16	
			•					
	Biquad:	3	name happy carrier reside that the plant of the other than the			H: 	igh u ≥	Section
•			•			•	11	
	Switch		Transistor	Type	Source			Body
	19	2	37	NMOS	19	2 .	20	19
			38	PMOS	19	4.	20	19
	\$0	1	39	NMOS	20	1	0	20 20
			40	PMOS	50	-3 -1	0	21
	21.	1	41	NMOS	21	3	0	21
		_	42	PMOS	21	2 .	22	21
	55	2	43	NMOS	21 21	4	55	. 21
		•	44 45	PMOS NMOS	23	1	24	23
	23	1	45	PMOS	23	3	24	23
	24	-	47 '	NMOS	24	ž	. 0	24
	24	2 .	48	PMOS	24	4	ō	24
	25	1	49	NMOS	25	1	0	25
		1	50	PMOS	25	3	0	25
	26	≥.	51	NMOS	25	2	26	25
	20		52	PMOS	25	4	26	. 25
	27	2	53	NMOS	27	2.	29	27
	~.	_	54	PMOS	27	4	29	, 27
	28	2	55	NMOS	. 28	2	27	28
			56	PMOS	28	. 4	27 *	28
	29	1	57	NMOS	28	1	0	28
			58	PMOS	28	3	0	28
	Capacitor	· · L	eft Node	Righ	t Node		Value	
	13	-	20		1		1.0000	
	14		22	΄ 5			16.429	
	15		24	2	5 .		1.0000	
	16		26	2			7.4600	
	17		22		7		3.8241	
	18		21		8		2.3089	
	19		19		5		0.0000	
	20		19	2	6 ,		1.5941	116
	OP-AMP	-i	ve Input	+ive	Input	D:	utput	
	4		22		0		23	
	5		26		0		27	
	_		1				•	•
							_	

TABLE S.3. CONTINUED

Clock Frequency

 $f_{\rm C} = 50.0$ K Hertz.

Minimum Capacitance

 $C_{min} = 10 pF$.

Again FSDP designs a fifth order filter. The s domain transfer function along with the z domain transfer function is shown in table (5.4). The z domain transfer function is plotted in figure (5.9). From the figure we see that all the specifications are satisfied. The circuit netlist is given in table (5.4).

Design 5. An SC Band Pass Filter

The filter specifications are given as,

Lower Pass Band Frequency

 $f_{D1} = 1900.0 \text{ Hertz.}$

Upper Pass Band Frequency

 $f_{02} = 2100.0 \text{ Hertz.}$

Lower Stop Band Frequency

 $f_{\Xi i} = 1700.0 \text{ Hertz.}$

Upper Stop Band Frequency $f_{\Xi 2} = 2300.0 \text{ Hertz}.$

Maximum Pass Band Ripole $A_D \approx 0.1 \text{ dB}$

Minimum Stop Band Loss

 $A_{\rm S} = 30.0 \, {\rm dB}.$

Clock Frequency

 $f_{\rm c} = 50.0 \text{ K Hertz}.$

Minimum Capacitance

 $C_{min} = 1.5 pF$.

SFDP designs a band pass filter of sixth order. The z domain filter is plotted in figure (5.10). It can be seen that all the specifications are satisfied. The designed circuit netlist is given in table (5.5).

Design 6. An SC Band Reject Filter

Finally, a band reject filter is designed. The specifications are similar to design 5. These are

Lower Pass Band Frequency

 $f_{Di} = 1700.0 \text{ Hertz.}$

Upper Pass Band Frequency $f_{02} = 2300.0 \text{ Hertz}.$

Lower Stop Band Frequency

 $f_{Si} = 1900.0 \text{ Hertz.}$

Upper Stop Band Frequency

 $f_{\Xi 2} = 2100.0 \text{ Hertz.}$

Maximum Pass Band Ripple

 $A_0 = 0.1 \text{ dB}.$

Minimum Stop Band Loss

 $A_{\rm S} = 30.0 \; {\rm dB}.$

Clock Frequency

 $f_{\rm C} = 50.0$ K Hertz.

Minimum Capacitance


 $C_{min} = 1.0 pF.$

```
Suitched Capacitor Filter Design .
 Filter Type HIGH PASS FILTER
 ORDER of the designed filter: 5
 Transfer function in the s domain:
Numerators
       5 . 0 = 0
       f 1 = 7.98434e+15
        e · 2 ≈ 0
        EAJ = 7.05155e+08
        5 4 = 0
        5.5 = 13.2863
Denominator:
       3..0 = 7.54742e+19
       s-1 = 1.56364e+16
       s. 2'= 2.75086e+12
      ' s/3 = 2.81881e+08
      "s/4 = 20108.3
       5.5 = 0.820849
 Constante 0 0617817
Transfer function in the z domain:
       Numerator
                            Denominator
     z · 0 - - 1 . 00000
                          200 = -0.61285
     101 = 4.97583
                          z~1 = 3.35365
     z - 2 = + 9 . 93669
                          z ~ 2 = -7 36508
                           z.3 = 8.11860
     Z * 3 = 7.73560
     1 4 4 4 4 97893
                          244 = -4.49408
     7.5 = 1.00000
 Constant: 0 78365
Transfer function of the BIOUADS:
                         Linear Section
Biqued number: 1 .
Numerator: -1.00000 1 00000
             -0.77798
                        1.00000
Denominator.
                          Low Q Section
Biguad number 2
Numerator: 1.00000 ~1.99022 .1.00000
Denominator: 0.81917 ~1.78311 1.00000
  Quality Factor = 0.996433
                       High Q Section
Biquad number: 3
              1.00000 -2.00000 1.00000
Numerator:
Denominator: 0.96164 -1.93299 1.00000
 Quality Factor = 4.354127
```

Designed Cascade Filter Circuit:

Switch Phase Transistor Type Source Ga	
	te Drain Bod
I I I NMOS I	1 2 1
	3 2 1
•	
•	9 0 2
	0 1 3
6 PMO5 3'	
4 Z, 7 NMO5 3 Z	
8 PM05 3 4	4 3
5 2 9 NMOS 7 2	4 7
10 PMUS . 7 4	4 . 7
6 2 11 NMOS 6 2	•
12 PM05 6 4	
7 1 13 NMOS 6 1	- , , -
14 PM05 6 3	
Capacitor Left Node Right Node	Value.
	Value
1 2 3	2.000000
2 1 7	1,000000
3 3 5	Z.000000
4 4 5	7.008340
OP-AMP -ive Input +ive Input	Output
1 4 0	5
	,
Biquad: 2	Low Q Section
ا الله الله الله الله الله الله الله ال	
Switch Phase Transistor Type Source Gate	e Drain Body
8 2 15 NMOS 8 2	9 8
8 2 15 NMOS 8 2 16 PMOS 8 4	9 8 5 5
8 2 15 NMOS 8 2 16 PMOS 8 4 7 1 17 NMOS 7 1	9 8 7 5 0 7
8 2 15 NMOS 8 2 16 PMOS 8 4 7 1 17 NMOS 7 1 18 PMOS 7 3	9 8 7 5 0 7
8 2 15 NMOS 8 2 16 PMOS 8 4 7 1 17 NMOS 7 1 18 PMOS 7 3	0 10 0 - 1 0 2 2 2 3 8
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3	0 10 0 10 0 2 0 2 2 8
8 2 15 NMOS 8 2 16 PMOS 5 4 4 7 1 17 NMOS 7 1 1 17 NMOS 7 1 1 10 1 10 10 10 11 11 11 11 11 11 11	0 10 0 10 0 10 0 2 0 2 2 8
8 2 15 NMOS 8 2 16 PMOS 5 4 4 7 1 17 NMOS 7 1 1 17 NMOS 7 1 1 10 1 1 17 NMOS 10 1 1 1 1 2 21 NMOS 10 2 2 PMOS 10 4	11 10 11 10 0 10 0 10 0 2 0 2 0 3 0 3 0 3
8 2 15 NMOS 8 2 16 PMOS 5 4 4 7 1 17 NMOS 7 1 1 17 NMOS 7 1 1 10 1 10 10 10 11 11 11 11 11 11 11	0 10 0 10 0 10 0 2 0 2 2 8
8 2 15 NMOS 8 2 16 PMOS 5 4 4 7 1 17 NMOS 7 1 1 17 NMOS 7 1 1 10 1 10 10 10 10 10 11 11 11 11 11	11 10 11 10 0 10 0 10 0 2 0 2 0 2 0 3 0 3 0 4 8
8 2 15 NMOS 8 2 16 PMOS 5 4 4 7 1 17 NMOS 7 1 1 17 NMOS 7 1 1 10 1 1 17 NMOS 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	12 15 11 10 11 10 0 10 0 10 0 2 0 2 2 8
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3	12 / 15 12 5 11 10 11 10 0 10 0 10 0 2 0 2 2 8
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 E EI NMOS 10 E 7 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3	0 12 13 15 13 15 11 10 11 10 0 10 0 10 0 2 0 2 8 2 8
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4	0 12 0 13 12 15 13 15 11 10 11 10 0 10 0 10 0 2 0 2 8 2 8
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 12 PMOS 10 4 12 1 23 NMOS 12 1 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 25 PMOS 14 3	0 10 0 10 11 10 10 10 10 10 10 10 10 10 10 10 10 10 1
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 25 PMOS 14 2 26 PMOS 14 2	9 8 9 7 0 7 0 10 0 10 11 10 13 12 13 12 0 13 0 13 0 14 14 14
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 Z Z1 NMOS 10 Z 2F PMOS 10 4 12 1 Z3 NMOS 12 1 24 PMOS 12 3 13 Z Z5 NMOS 13 Z 26 PMOS 13 4 14 1 Z7 NMOS 14 1 25 PMOS 14 3 15 Z Z7 NMOS 14 Z 30 PMOS 14 Z	9 8 9 8 9 7 0 7 0 10 0 10 11 10 11 10 13 12 13 12 0 13 0 13 0 14 15 14 15 14
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 FMOS 7 3 10 1 17 NMOS 10 1 20 FMOS 10 3 11 Z Z1 NMOS 10 Z 2F FMOS 10 4 1Z 1 23 NMOS 1Z 1 1Z 2 PMOS 1Z 3 1Z 3 NMOS 1Z 4 1Z 1 PMOS 1Z 3 1Z 2 PMOS 1Z 3 1Z 3	9 8 9 8 9 8 9 7 0 7 0 10 0 10 11 10 11 10 13 12 13 12 0 13 0 13 0 14 15 14 15 14 15 14
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 FMOS 7 3 10 1 17 NMOS 10 1 20 FMOS 10 3 11 Z Z1 NMOS 10 Z 2F FMOS 10 4 12 1 23 NMOS 12 1 13 Z Z5 NMOS 12 1 13 Z Z5 NMOS 13 Z 26 FMOS 13 4 14 1 Z7 NMOS 14 1 26 FMOS 14 3 15 Z Z7 NMOS 14 2 15 Z7 NMOS 14 4 15 Z Z7 NMOS 14 2 26 FMOS 14 3 27 NMOS 14 4 15 Z Z7 NMOS 14 4 16 Z Z1 NMOS 16 Z 27 NMOS 16 Z	9 8 9 8 9 8 9 8 9 8 0 7 0 7 0 10 0 10 11 10 11 10 13 12 0 13 0 13 0 14 0 14 15 14 15 14 15 16 16 16
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 1 18 PMOS 7 1 10 1 17 NMOS 10 1 20 PMOS 10 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 28 PMOS 14 1 29 PMOS 14 1 20 PMOS 14 1 21 NMOS 14 1 25 PMOS 14 2 26 PMOS 14 2 27 NMOS 14 4 16 2 31 NMOS 16 2 32 PMOS 16 4 17 2 33 NMOS 17 2	9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 1 18 PMOS 7 1 19 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 25 PMOS 14 1 26 PMOS 14 3 15 2 27 NMOS 14 1 27 NMOS 14 2 28 PMOS 14 4 16 2 31 NMOS 16 2 30 PMOS 16 4 17 2 33 NMOS 17 2 34 PMOS 17 2	9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 1 18 PMOS 7 1 19 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 25 PMOS 14 3 15 2 7 NMOS 14 2 16 2 31 NMOS 14 4 16 2 31 NMOS 16 2 17 2 33 NMOS 17 2 18 1 35 NMOS 17 1	9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 1 18 PMOS 7 1 19 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 25 PMOS 14 1 26 PMOS 14 3 15 2 27 NMOS 14 1 27 NMOS 14 2 28 PMOS 14 4 16 2 31 NMOS 16 2 30 PMOS 16 4 17 2 33 NMOS 17 2 34 PMOS 17 2	9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 25 PMOS 14 3 15 2 31 NMOS 14 2 16 2 31 NMOS 14 4 16 2 31 NMOS 16 2 30 PMOS 16 4 17 2 33 NMOS 17 2 34 PMOS 17 4 18 1 35 NMOS 17 2	9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 7 0 7 0 10 0 10 0 10 11 10 13 12 13 12 0 13 0 14 15 14 15 14 15 14 15 14 15 16 16 17 16 17 0 17
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 Z Z1 NMOS 10 Z 27 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 Z7 NMOS 14 1 27 NMOS 14 1 28 PMOS 14 3 15 Z Z7 NMOS 14 2 15 Z7 NMOS 14 2 16 Z Z7 NMOS 14 2 17 Z Z3 NMOS 17 Z 28 PMOS 17 Z 39 PMOS 17 Z 31 NMOS 17 Z 31 NMOS 17 Z 32 PMOS 17 Z 34 PMOS 17 Z 36 PMOS 17 Z 36 PMOS 17 Z 37 NMOS 17 Z 38 NMOS 17 Z 39 NMOS 17 Z 31 NMOS 17 Z 31 NMOS 17 Z 32 PMOS 17 Z 33 NMOS 17 Z 34 PMOS 17 Z 36 PMOS 17 Z 37 NMOS 17 Z 38 NMOS 17 Z 39 NMOS 17 Z 30 PMOS 17 Z 31 NMOS 17 Z 31 NMOS 17 Z 32 PMOS 17 Z 33 NMOS 17 Z 34 PMOS 17 Z 35 NMOS 17 Z 36 PMOS 17 Z	9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 27 NMOS 14 1 28 PMOS 14 3 15 2 7 NMOS 14 2 16 2 31 NMOS 14 4 17 2 33 NMOS 17 2 34 PMOS 17 2 36 PMOS 17 2 37 NMOS 17 2 38 PMOS 17 3 Capacitor Left Node Right Node 5	9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 27 NMOS 14 1 28 PMOS 14 3 15 2 7 NMOS 14 2 16 2 31 NMOS 14 2 17 2 33 NMOS 16 2 32 PMOS 16 4 17 2 33 NMOS 17 2 34 PMOS 17 2 36 PMOS 17 3 Capacitor Left Node Right Node 5 9 10 6 11 12	9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 7 0 7 0 10 0 10 0 10 11 10 13 12 0 13 0 13 0 14 15 14 15 14 15 14 15 16 16 17 16 17 0 17 Value 1.000000 16.241505
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 27 NMOS 14 1 28 PMOS 14 3 15 2 7 NMOS 14 2 16 2 31 NMOS 14 4 17 2 33 NMOS 17 2 34 PMOS 17 2 36 PMOS 17 2 37 NMOS 17 2 38 PMOS 17 3 Capacitor Left Node Right Node 5	9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 27 NMOS 14 1 28 PMOS 14 3 15 2 7 NMOS 14 2 16 2 31 NMOS 14 4 17 2 33 NMOS 17 2 34 PMOS 17 2 36 PMOS 17 3 Capacitor Left Node Right Node 5 9 10 6 11 12	9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 7 0 7 0 10 0 10 0 10 11 10 13 12 0 13 0 13 0 14 15 14 15 14 15 14 15 16 16 17 16 17 0 17 Value 1.000000 16.241505
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 26 PMOS 14 3 15 2 7 NMOS 14 2 27 NMOS 14 2 28 PMOS 15 3 4 PMOS 17 3 18 1 35 NMOS 17 2 31 NMOS 16 2 32 PMOS 17 3 Capacitor Left Node Right Node 5 9 10 6 11 12 7 13 14 8 15 16	9 8 9 8 9 8 9 8 9 8 9 8 9 7 0 7 0 10 0 10 0 10 11 10 13 12 0 13 0 13 0 14 15 14 15 14 15 14 15 16 16 16 16 17 16 17 0 17 Value 1.000000 16.241505 1.000000 5.946334
8 2 15 NMOS 8 2 16 PMOS 5 4 7 1 17 NMOS 7 1 18 PMOS 7 3 10 1 17 NMOS 10 1 20 PMOS 10 3 11 2 21 NMOS 10 2 22 PMOS 10 4 12 1 23 NMOS 12 1 24 PMOS 12 3 13 2 25 NMOS 13 2 26 PMOS 13 4 14 1 27 NMOS 14 1 27 NMOS 14 1 28 PMOS 14 3 15 2 7 NMOS 14 2 16 2 31 NMOS 16 2 30 PMOS 17 2 31 NMOS 16 2 31 NMOS 16 2 32 PMOS 17 3 36 PMOS 17 3 Capacitor Left Node Right Node 5 9 10 6 11 12 7 13 14	9 8 9 8 9 8 9 8 9 8 9 7 0 7 0 10 0 10 0 10 11 10 13 12 0 13 0 13 0 14 15 14 15 14 15 14 15 16 16 16 16 17 16 17 0 17 Value 1.000000 16.241505 1.000000

11	9 8	14	0.000000 6.294472
9MA-90	rive Input	tive Input 0 0	0utput 12 16
Biquad: 3			High Q Section
man man day man ann ann ann ann buir buir beir man ann ann ann m	are and made have also plant their team took their their best better.	, was take that and wise that their than the that the will sing.	
Switch Phas	e Transistor	Type Source	Gate Drain Body
19 ,2		NMOS 19	2 2 2 20 2 19
	38	PMOS 19	4 20 19
20 1	39	NMOS 20	1 0 20
,	40	PMOS 20	3 0 20
. 21 1	41	NMOS 21	1 21
, .	42	PMOS 21	3 0 21
22 2	43	NMOS 21	2 22 21
	44	PMOS 21	4 22 21
23 1	45	NMOS 23	1 24 23
	46	PM05 23	3 24 23
24 2	47	NMOS 24	2 0 24
	48	PMOS 24	. 4 0 24
25 1	49	NMOS 25	1 0 25
	. 50	PMOS .25	3 0 25
25 ಕ್ರ	51	NM05 25	2 26 25
•	,52 ,	PMOS 25	4 26 25
75. Z	53	NM05 .51 .	2 29 27
· >	54	PMOS 27 ·	4 29 27
25 _ 2	55	NMOS 28	2 27 28
	56	PM05 28	4 27 28
29 1	57	NM05 28	1 0 28
	58	PM05 28	- 1. 3 (1. n / 1. 0) 28
Capacitor	Left Node	Right Node	Value
13	20	21	0.000000
.14	22	23	6.072274
15	24	25	1,000000
15	20	27	5.747345 1.338786
17	22,	27	•
. 18	21	28	1.000000
19	19	22 26	1.276701
20	19		
OD AMP		+ive Input	Output
OP-AMP'	-ive Input	o o	. 53
4	22	0	27
5	26	V	
-			






FIGURE 5.10

BRF Transfer Function in z Domain




FIGURE 5.11

```
SC BAND PASS FILTER DESIGN
 Switched Capacitor Filter Design.
 Filter Type: BAND PASS FILTER
 ORDER of the designed filter: 6
 Transfer function in the s domain:
 Numerator:
       ≤ ^ 0 = 0
        s^1 = 2.53435e+16
        5-Z = 0
       #^3 = 3.37676e+08
       504 × 0
       545 = 1
 Denominator:
     . 500 = 4 03459e124
       5^1 = 61763e+19
       s^2 = 7 6695e+16
       s 3 = 7.79495e+11
       544 = 4 81782e+08
       845 = 2437.03
       9.6 = 1
 Constent= 184,664
 Transfer function in the z domain:
                           Denominator
      . Numer, ator
                         z 0 = 0.95316
      z ~ 0 = -1.00000
                         z~1 = -5.58357
      241 = 3.86741
                         z^2 = 13.80830
      エヘロ = -4.73575
                         z^3 = -18.44351;
      z ^ 3 =
           0.00000
      204 =
           4 73875
                          z^4 = 14.03090 ·
                          z45 = -5.76504
      245 = -3.26741
     z^5 = 41.00000
                          z^6 = 1.00000
 Constant = 0.00177773
 Transfer function of the BIQUADS:
 Biqued number: 1.
                        High Q Section
                      0.00000
                                1.00000
              -1.00000
 Numerator:
 Penominator:
              0.97452 -1.91264
                                1.00000
 , Quality Factor = 9.625569
                       . High Q Section
 Biquad number: 2
                               1.00000
              1.00000 -1.93732
· Numerator:
               0.98833 -1.91802
                                1.00000
 Denominator:
  Quality Factor = 22.448396 ,
Biquad number: 3
                         High Q. Section
              1.00000 -2.00000
                               1,00000
Numerator:
```

Denominator: 0.98363 -1.93437 1.00000

TADIE: 5.5

Quality Factor = 22.448801

Biquad	1	idel phone made at ages for the set ages and ages	oo'n boo 'No, beer don bead wi			ligh Q	Section
C	0	T	T	.	C - 4 -	, , , , , , , , , , , , , , , , , , , ,	70 m ad s
Switch 1	Phase 2	Transistor	Type NMOS	Source 1	6 a t e	Drain 2	Body
1	æ	ا چ			4	2	1
777	1	3	PMOS	. 1			1
Z	,	4	NMO5	2	1	0	2
-			PM05	2 -	3	0	2
35	Į	. 5	NMO5	3	1	0	. 3
_	_	, <u>G</u>	PM05	3 .	3	0	3
4	2	7	NM05	. 3	2	4	3
	,	ମ	PMOS	3	4	. 4	3
ē,	1	. 9	NMOS	5	1	6	, 5
	_	1.0	PMO5	5	3	6	5
Ģ	2	1.1	NMOS	Ø	' Z	, 0	6
		12	'FM05	G	4	. 0	5
7	1	. 13	NMOS	7	1	0	7
		14 ,	PMOS	7	3	. 0	7
, (\$	2	1 2	NM05	7	곧	. 8	7
		1.5	rmos	7	4	3	7
77	æ	17	NUGS	IJ	T	3 7	7
		18	rnos	7	4	3 7	
1.0	2"	1 7	NMOS	10	Z	7	.1 0
		27 V	7M93	10	4	7	10
7 7	1	21	11402	, 10 ×	1	0	10
		2.2	MM03	.10	3	O	10
Cacacite 1 2 5 7 8 OP -AHP		off Node 4 6 4 3 1 1 ve Input 4	11 11 +ive	3 5 · 7 7	0.	Value 0.0000 9.7145 19.429 78.503 1.0000 2.4289 7.8350 1.0000	92 184 202 00 72
î Biqued	2	3 #		,	Н:	, ^y igh QS;	ection
Swatch	Dhaen	Transistor	Type	Source	Cate	Drain	Body
18.	5.00	23	NMOS	12	2	13	12
1 5	<u></u>	E4	PMOS	12	4	13	12
. "*		. 25	NMOS	13	1	0	13
1.3	3	26	PMOS	13	3	. 0	13
• 1		E 0	NMOS	14	1	0	14
1 4	1			14	3	0	14
* *	#a	29 29	PMOS	. 14	2	15	14
1.	3		NMOS	1.4	4	15	14
		30	PMOS		1	. 17	16
1 5	1	31	NMO5	16		17	16
		32	PMOS	16	3 2	. , ,	17
4.3	₹"	33	NM03	17	4	0	17
	_	34	rmos	17			
1.7	1	35	NMOS	18	1 ~	0	18
		3.6	rmos	10	3	Ö	18

TABLE 5.5. CONTINUED

19 20 21	2 2	37 38 39 40 41 42 43	NMOS PMOS NMOS PMOS NMOS PMOS PMOS	18. 20 20 21 21	2 19 4 19 2 22 4 22 2 20 4 20 1 0	18 18 20 20 21 21 21
Capacitor 9 10 11 12 13 14 15 16 OP-AMP 3 4	+ 15 19	nput	14 16 18 20 20 21 15	Node	Value 1.9312 22.926 1.0000 3.7367 1.00000 6.02325 0.00000 1.34394 Output	096 00 90 00 52
Switch P 23 24 25 26 27 28 29 30 31 32 33	hase Tran	54 55 56 57 58 59 60 61 62 63 64	Type Son NMOS PMOS PMOS PMOS PMOS PMOS PMOS PMOS P	urce Gat 23	24 0 0 0 26 26 28 0 0 0 30 30 33	Body 23 24 25 25 27 28 29 29 21 32 22 32 32 32 32 32 32 32 32 32 32 32
Capacitor 17 18 19 20 21 22 23 24	Left 24 26 28 30 26 25 23	No de	25 27 29 31 31 32 26 30	od•	Value 0.00000 22.7401 5.39821 22.8892 1.00000 5.32771 0.00000 1.00000	85 2 46 0
OP-AHP 5 6	-ive I 26 30	•	+ive In	, .	0utput 27 31	

Filter Type: BAND REJECT FILTER ORDER of the designed filter: 6

Transfer function in the s domain: .

Numerator:

s^0 = 4.77311e+25 s^1 = 0 s^2 = 9.01812e+17 s^3 = 0 s^4 = 5.66478e+09 s^5 = 0

 $s \wedge 6 = 11.8305$

Denominator: .

s^0 = 6.90387e+24 s^1 = 2.49717e+20 s^2 = 1.3456e+17 s^3 = 3.19342e+12 s^4 = 8.45245e+08 s^5 = 9853.29 s^6 = 1.71117 Constant = 0.144641

Transfer function in the z domain:

Numerator Denominator $z \wedge 0 = 1.00000$ $z \wedge 0 = 0.89283$ $z \wedge 1 = -5.81149$ $z \wedge 1 = -5.28719$ $z^2 = 14.25778$ $z^2 = 13.21814$ $z \wedge 3 = -18.89234$ $z^3 = -17.84842$ $z \wedge 4 = 14.25778$ $z \sim 4 = 13.72710$ $z^5 = -5.81149$ $z^5 = -5.70222$ $z \sim 6 = 1.00000$ $z \wedge 6 = 1.00000$ Constant= 0.945028

Transfer function of the BIQUADS:

Biquad number: 1 High Q Section

Numerator: 1.00000 -1.93164 1.00000 Denominator: 0.92916 -1.86869 1.00000

Quality Factor = 3.381942

Biquad number: 2 High Q Section

Numerator: 1.00000 -1.93732 1.00000 Denominator: 0.97818 -1.90116 1.00000.

Quality Factor = 12.522468

Biquad number: 3 High Q Section

Numerator: 1.00000 -1.94254 1.00000 Denominator: 0.98234 -1.93236 1.00000

Quality Factor = 12.522468

رفؤن

Biquad	: 1				Н	ígh Q	Section
•						•	
Switch	Phase	Transistor	Type	Source			Body
. 1	, e	1	NMOS	1	2	2.	1
·	1	2. 3	PMOS	1 2	4	2 0	1
2	1		NMOS PMOS	2	3	0	2
3	1	5	NMOS	3	1	0	3
_	•	. 6	PMOS	3	3	Ö	3
4	2 .	7	NMOS	3	ē	4	. 3
		. 8	PMOS	3	4	4	3
, 5	1	9	NMOS	5	1	6	. 5
•		10	PMOS	5	3	· 6	5
6	2	11	NMOS	6 '	5	0	6
		12	PMOS	6	4	0	' <u>6</u>
7	. 1	13 14	NMOS PMOS	7 7	1,	0	7
8	2	15	NMOS	7	3 2	0 8	7
0	L	16	PMOS	, 7	4	8 .	7
9	2	17	NMOS	9	ż	11	9
<u>-</u>	-	18	PMOS	9	4	11	. 9
10	2	19	NMOS	10	2	9	10
		20	PM05	10 .	4	9	. 10
11	1	21 `	NMOS	. 10	1	0	10
		25	PMOS	10	3	0	10
Capacito	r L	eft Node	Righ	t Node		Value	1
1		2	_	3 .		1.0000	0 0
e .		4		5		3.8772	
3		6	٠,	7 .		1.0000	
4		8		9		4.3070	se '
5		4		9		1.1830	72
6		3	, 1			1.00965	
7		7		4 ,		0.00000	
8		1 .	,	3		3.77268	34
OP-AMP	- i	ve Input	+ive	Input	011	tput	
1	-	4		0		5 '	
ż		8	(- D		9	II.
			•	•			1
•							•
Biquad:	2				Hi	gh Q Se	ction
Switch	Phase '	Transistor	Type	Source (ate I	Drain	Body
12	2	23	NMOS	12	2	13	12
		24	PMOS	12	4	13	12
13	1	25	NMOS	13	1,	0 .	13
		26	PMOS	13 .	3	0	13
14	1,	. 27	NMOS	14	1	0	14
	_	28	PMOS	14	3	0	14
15	2	29	NMOS	14	5	15	14
• •		30	PMOS	14	4	15 17	1 4 1 6
16	1	31 32	NMOS PMOS	16 16	1 3	17	16
17	2	33	NMOS	17	5	0	17
: (-	33 74.	PMOS .	17	4	0	17

TABLE 5.6. CONTINUED

NMOS

PMOS .

. 17,

19	2	36 37	PMOS NMOS	18 18	3 2	0 19	18 18
20	2	38 39	PMOS NMOS	18 20	4 2	19 22	18 20
. 21	2 .	40 41	PMOS NMOS	20 21 21	4 . 2 . 4	50 55	20 21 21
22	1	42 43 44	PMOS NMOS PMOS	21 21 '	1 3	0	21 21
Capacito 9 10 11 12 13 14 15	r Le	ft Node 13 15 17 19 15 14	Righ 1 1 1 2 2	Node 4 6 8 0 0		Value 1.07214 12.9302 1.00000 3.5436 1.00000 3.52875 0.00000 1.32291	39 252 00 77 00 51
0P-AMP 3 4	-i v	e Input 15 19	+ive	Input 0 0		tput 16 20	
Biquad:	3				Hi	gh Q Se	ction
Switch 23	Phase T 2	ransistor 45	Type NMOS	Source 23	2 .	24	Body 23
24	1	46	PMOS NMOS	23 24	4	24	23
25	1	48 49	PMOS NMOS	24 25	3	0	24 25
26	2	50 51	PMOS NMOS	25 25	5 3	26 0	25 25
27	1	52 53	PMOS NMOS	25 27	4	26 ° 28	25 27
28	2	54 55	PMOS NMOS	27 28	3 2	0 28	27 28
29	1 .	56 57	PMOS NMOS	28 29	4 1	0 0	28 28
30	2	58 59	PMOS NMOS	29 29	3 2	0 30	29 29
.31	2	60 61	PMOS NMOS	29 31	4 2	30 33	29 31
32	E	62 63 64	. PMOS NMOS	31 32 32	2	33 31 31	31 32 32
33	1	65 66	. PMOS NMOS PMOS	35 35	4 1 3	0	35
Capacitor 17 18 19 20 21 22 23 24		Ft Node 24 26 28 30 26 25	Right 25 25 31 31 32 26 30	5 7))	1 1 4 1 2	/alue 1.558600 12.47173 1.000000 4.540066 1.000000 2.829777 3.000000	33 ·
0P-AMP 5 6	a	Input 6	+ive 0 0		2	put :7 :1	

[826]

The designed filter is again of order six. The z domain plot is shown in figure (5.11) All the specifications are met. A netlist of the designed circuit is given in table (5.6).

From the above designs we see that in all the cases, the specifications have been satisfied. The s domain transfer function obtained in design 3 has been compared with the transfer function given in reference 4, page 182. The coefficients match upto third decimal place. This shows the accuracy of the s domain alliptic filter transfer function generator of SFDP. The designed circuit of example 3 has also been compared with the results given in reference 14, here also the component values are seen to be in excellent agreement. The design of example 5 has been compared with that in reference 18. Again an equivalent design has been obtained. Due to the unavailability of a switched capacitor circuit simulator [24], the designed circuits were not simulated. But from the above discussions one can see that the circuits designed by SFDP are quite accurate.

CHAPTER 6

CONCLUSIONS

6.1 SUMMARY OF THE WORK DONE

In this work, a software package for the design of switched capacitor cascade filters, called SFDP, has been developed. The package designs cascade filter circuits from given frequency domain specifications. A sub module for the design of operational amplifier, an essential building block for SC filter circuits, has also been included in SFDP. The specifications can be given to SFDP through an input file and the designed circuit netlist along with the filter transfer functions are provided in an output file.

While developing SFDP, portability of the software has been kept in mind. The software has been developed using the HP 9000 series of computers running the UNIX operating system. It can also be used on a PC/AT with only minor modifications. Extensive error checking has been included in the solftware to make it user friendly. An error message is generated whenever necessary.

Several designs have been performed using SFDP. In all the cases the user requirements have been satisfied. The operational amplifier circuits designed by SFDP has been simulated using SPICE. The results, like do gain, unity-gain bandwidth, phase margin, CMRR etc., are in excellent agreement with the specifications.

The filter transfer functions that are synthesized by SFDP are also quite accurate. Some of the transfer function plots have been given in chapter 5. It can be clearly seen from those curves that the specifications are satisfied. The transfer functions obtained from SFDP have also been compared with those given in reference [11]. It is seen that the transfer function coefficients match upto third decimal place. Some of the designed circuits have been compared with those given in references [10] and [14]. They are also in excellent agreement.

6.2 SJGGESTIONS FOR FUTURE WORK

Some of the areas in which future work can concentrate are now discussed.

- (1) SFDP presently can design SC filters using coupled biquad structures only. One extension will be to include design of ladder filters and N-path filters. For designing such filters, the elliptic filter transfer function generator routine of SFDP can be used. Other modules will have to be written separately.
- (2) Another possible improvement is to include an analysis program for switched capacitor circuits, similar to the SWITCAP [24] program. This will enhance the accuracy of the design and much more flexible designs will be possible. Simulation of the circuits will then be possible, which can be used by SFDP for fine tuning of the design. Also, SPICE can be used in an interactive way with SFDP for analysis; this will be useful particularly for the operational amplifier design.
- (3) The SFDP program has been developed for standard monochrome displays and so interactive graphics facilities have not been included. Using a workstation these facilities can be provided. Such facilities may use an editor to manually place the poles and zeros in the s or z plane and a window displaying the transfer function curves for user feedback. If a workstation is used, SFDP can be modified to make it a menu driven program, making it more user friendly and interactive. But, if these facilities are included, the portability of the program will be lost.

- (1) D.L.Fried: Analog sample-data filters, IEEE J. Solid State Circuits, vol. CS-7, no. 4, June 1972, pp. 302-304
- (2) Hodges, Gray and Brodersen: Potential of MCS technologies for analog integrated circuits, IEEE J. Solid State Circuits, vol. SC-13, no. 3, June 1978, pp. 285-294.
- (3) E.A.Vittoz : The design of high performance analog circuits on digital CMOS chips, IEEE J. Solid State Circuits, vol. SC-28, no. 3, June 1985, pp. 657-665.
- (4) Gregorian, Martin and Temes: Switched Capacitor Circuit Design, Proc IEEE, vol. 71, no. 8, August 1983, pp. 941-966.
- (5) A.Iwata et. al.: A single chip codec with switched capacitor filters, IEEE J Solid State Circuits, vol. SC 16, no. 4, August 1981, pp. 322-333.
- (6) R Gregorian and G Amir : An integrated, single chip, switched capacitor speech synthesizer, ISCAS proc, April 1981, pp. 733-736.
- M.E.Van Malkenburg : Introduction to modern network synthesis, John Wiley and Sons, 1960
- (8) G.C.Temes and J.LaPatra : Introduction to Circuit Synthesis and Design,
 McGraw-Hill, 1977.
- (9) A.Papoulis . Circuits and Systems, Holt, Rinehart and Winston, 1980.
- (10) A.S.Sedra and P.O.Brackett: Filter Theory and Design: active and passive, Matrix Publishers, 1978.
- (11) All Zverev: Handbook of Filter synthesis, Miley, 1967.
- (12) D.S.Humphreys: The analysis, design and synthesis of electrical filters, Prentice Hall, 1970.
- (13) A V.Oppenheim and R.W.Schafer: Digital Signal Processing, Prentice Hall, 1975.
- (14) R.Gregorian and G.C.Temes: Analog MOS integrated circuits for Signal Processing, John Wiley and Sons, 1986.
- (15) P.E.Allen and E.Sanchez-Sinencio : Switched Capacitor Circuits, Van Nostrand Reinhold Company, 1984.
- (16) K.Martin and A.S.Sedra : Stray insensitive switched capacitor filters based on the bilinear z transform, Electron. Lett., vol. 19, June 1979, pp. 365-366.
- (17) K.Martin : Improved Circuits for the Realization of Sxitched-Capacitor Filters, IEEE Trans. Circuits and Systems, CAS 27, 1980, pp. 237-244.

- (18) M.S.Lee et al. Bilinear Switched Capacitor Ladder Filters, IEEE Trans.

 Circuits and Systems, CAS 28, 1981, pp. 811-822.
- (19) D.L.Allstot and W.C.Black, Jr.: Proc. IEEE, vol. 71, 1983, pp. 967-986.
- (20) R.E.Suarez et al.: All-MOS Charge Redistribution Analog-to-Digital Convertion Techniques, IEEE J. Solid State Circuits, SC 10, 1975, pp. 379-385.
- (21) D.J.Hamilton and W.J.Howard: Basic Integrated Circuit Engineering, McGraw Hill, New York, 1975.
- (22) P.R.Gray: Basic MOS Operational Amplifier Design An Overview, in Analog MOS Integrated Circuits, IEEE press, 1980; pp 28-49.
- (23) L.W.Nagel: SPICE2: A computer program to simulate semiconductor circuits, University of California, Berkeley, ERL, Memo., ERL-M523, May 1975.
- (24) S.C.Fang, Y.P.Tsividis and O.Wing: SWITCAP: A Switched Capacitor Network

 Analysis Program, Parts I and II, IEEE Circuits and Systems Magazine, vol. 5,
 no. 3, september 1983. pp. 4-10.
- (25) R Harjani et al.: A Prototype Framework for Knowledge Based Analog Circuit Synthesis, 24th ACM/IEEE Design Automation Conference, 1987, pp. 42-49
- (26) FE1-Turky and E.E.Perry: BLADES An Artificial Intelligence Approach to Aralog Circuit Design, IEEE Trans. Computer-Aided Design, vol. 8, no. 6, June 1989.

APPENDIX

SFDP USER MANUAL

This appendix is a user manual for the software package SFDP. The package is for the design of switched capacitor cascade filters. It can be also programmed for the design of CMOS op-amps of topologies as given in chapter 4 of this thesis. The op-amps are mainly for use in the SC filters. In this appendix we will give the syntax that has to be followed to write an input file for SFDP.

A. INPUT FORMAT

The input format of SFDP is of the free format type. The input perser is not case sensitive, i.e., upper and lower case characters can be mixed. The input file for SFDP should have the following main blocks.

In the value field, one can give an integer or a floating point number whichever is suitable. The actual units are as given in the above tables and are not to be given in the input file. However, a scaling factor may be given with the value, the following scaling factors are permissible:

G = 1.0E9 MEG = 1.0E6 K = 1.0E3 M = 1.0E-3

U = 1.0E-6 N = 1.0E-9 P = 1.0E-12

Lower case characters may be used.

A.1. Title Card.

This should be the first line in the input file. The total number of characters can be at the maximum 80. This title is used by SFDP to mark the start of a new section in the output file.

Example:

SC FILTER DESIGN

A.2. Comments

Comments can be written between two sub blocks in the input file. It should start and end with *.

Example:

* Filter Input Specifications *

A.3. Sub-Blocks

The sub-blocks are for specifying different parameters and specifications. Each sub-block consists of a block header and a list of parameters. The syntax for such sub-blocks is of the form:

#(Header name) [

... List of parameters

1

The header name should be preceded by a #. This symbol marks the begining of a block. As seen, the parameter list can be written in several lines. Only restriction being that these should be inside third braces as shown. In the parameter list, each parameter has a name and optionally a value. There should be one (or more) gap(s) between a name and the corresponding value. Each such couple should be separated by a comma. Thus a block has a form,

#(Header name) [

1

The following is a list of possible header names:

PPM - The Process Parameters.

OPM - Operational Amplifier Specifications.

FILTER - Filter Specifications.

PLOT - Plotting Informations

PRINT - Printing Informations.

A.3.1. PROCESS PARAMETERS

The process parameters are to be given as follows

#PPM [KP (value), KN (value), VTN (value), VTP (value),

LAMBDA (value), VDD (value), VSS (value), MFS (value), CMIN (value)]

Description

Name	Parameter	Unit	Default
KP	PMOS transconductance factor (µCox/2)	A/V ²	10.0μΑ/V ²
KN	NMOS transconductance factor ($\mu C_{ m ox}/2$)	A/V ²	30.0µA/V ²
VTN	NMOS threshold voltage (V_{Tn})	٧	1.0V
VTP	PMOS threshold voltage (V_{Tp})	٧	-1.0V
LAMBDA	Channel length modulation (λ)	V ⁻¹	0.03V ⁻¹
VDD	Positive Supply (V _{DD})	V	5.0V
VSS	Negative Supply (V _{ss})	٧	-5.0V
MFS	Mınimum feature size	m	10.0µm
CMIN	Minimum capacitance realizable	F	1.0pF

A.3.2. Operational Amplifier Specifications

#OP_AMP The specifications are given as follows:

#OFM [AD (value), FO (value), SR (value), CMRR (value),

PHM (value), LOAD (value), (OPTSTG)]

Description:

Name	Parameter	Unit	Default
AO	Low Frequency Gain (A ₀)	dB	50dB
FO	Unity-gain Frequency	Hz	1.0MHz
SR	Slew Rate (Sr)	V/ps	1.0M
CMRR	Common Mode Rejection Ratio	dB	50.0dB
PHM	Phase Margin (\$\phi M)	degree	60°
LOAD	Capacitive Load	F	1.0pF

OPTSTG - Output stage. When this is used, SFDP uses a push-pull output stage.

A.3.3. Filter Specifications

The specifications are given as follows:

#FILTER [TYPE (value), AS (value), AP (value), FC (value),

FP (value), FS (value), FP1 (value), FP2 (value),

FS1 (value), FS2 (value)]

Description.

INTYNE is the type of filter to be designed. Thus it can have one of the four

LPF → Low Pass Filter

HPF → High Pass Filter

BPF - Band Pass Filter

BRF - Band Reject Filter

Name	Parameter ·	Unit	Default
AS	Minimum Stop Band Loss	dB	10.0dB
AP	Maximum Pass Band Loss	dB	1.0dB
FC	Clock Frequency	Hz	10.0kHz
FP	Pass Band Corner Frequency	Hz	0.0
	(for LPF and HPF case only)		
FS	Stop Band Corner Frequency	Hz	0.0
	(for LPF and HPF case only)		
FP1,	Lower and Upper Pass Band Frequency	Hz	0.0
FP2	(for BPF and BRF case only)		
FS1,	Lower and Upper Stop Band Frequency	Hz	0.0
FS2	(for BPF and BRF case only)		

A.3.4. PLOT

This sub-block is for specifying which transfer function to plot and how to plot it It is to be specified as follows:

#PLOT [

(LPPTRF) (LHL) (RHL) (points)
(SDNTRF) (LHL) (RHL) (points)
(SDTRF) (LHL) (RHL) (points)

3 .

Description:

LPPTRF - Low Pass Prototype Transfer Function.

SDNTRF - Normalized s Domain Transfer Function.

SDTRF - Denormalized's Domain Transfer Function.

ZDTRF - z Domain Transfer Function.

LHL - Starting Frequency to Plot.

RHL -+ End Frequency upto ehich to Plot.

points - Number of Points to Plot.

A.3.5. PRINT

This is used for printing different transfer functions. It is exactly similar to PLOT sub-block. Only header name **#PRINT** instead of PLOT.

In all the cases, if some parameter values are not provided, the default value is assumed. If some sub-blocks are not included, that portion of design is not performed by SFDP.

B. How To Run SEDP

When the program is called, it asks for input file name. Then it asks for output file name. Then the user is given a message to wait till the processing is complete. When the design is over, a message is generated. While processing, if some errors occur, a message is generated and the program is terminated.